Run-Time Energy Estimation in System-On-Chip Designs
Company: austriamicrosystems AG
In this paper, a co-processor for run-time energy estimation in system-on-chip designs is proposed. The estimation process is done by using power macro-models, thus making analogue measurement equipment obsolete to the software engineer once the system-on-chip (SOC) design is characterized. Compared to sampling-based profiling systems , the performance overhead of energy profiling is less, because the energy estimation is done completely parallel to the functional units residing on the SOC. The proposed methodology can be used for run-time power optimization and in-system energy profiling. The co-processor was evaluated on a SOC for MPEG layer III audio decoding and the experimental results show a maximum relative error of < 5%.
Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.