Re-Configurable Platform for Design, Verification and Implementation of SOCs
Publication: Design & Reuse
February 11, 2010 -- We propose a new methodology flow which will allow the visual definition of a complex SOC through instantiation of parametric IP such as processors, SDRAM controllers, DMA engines, on-chip buses, peripherals, switch matrices and coherency directories, coprocessors, etc.
Script-based automation helps in integrating any IP with any configurations, selects relevant and corresponding verification IPs (in-house developed, if Design IPs are standard), uses suitable Bus wrappers(OCP, EBI, Avalon, MicroBlaze, PicoBlaze, PIF,A XI, AHB, APB, generic and others) and stitches all the components design as well verification (synthesizable testbench components ) together and making use of TLMs, BFM (replacing CPUs with Master BFMs) or Process Core based designs creates an CSOC environment.
The framework reduces the time to build integration and verify the functionality; it also has the complete set up from assembler to DFT.
Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.