Achieving Verification Closure with Resource and Time Constraints

Publication: EE Times EDA Designline
Contributor: Agnisys Technology Pvt., Ltd.

June 8, 2010 -- In a large scale design verification project, change is the only certainty. It is a daunting task for management to look for objective measure of progress and estimate status and quality of the deliverables. Clear, unambiguous, real-time information is priceless for making informed decisions about the status and direction of the project. However, such information is buried deep in volumes of regression runs, is distributed, and is time consuming to extract.

Being agile in verification implies continued evolution of the verification strategy to deliver on the stated verification goals. Agility can only be achieved when decisions can be made based on all pertinent, real-time and historic information about the project.

A system providing comprehensive information that gives the users a clear indication of the progress of verification projects is an indispensable tool. Such a system must enable engineering teams to collaborate, while at the same time present a source of real-time, up-to-the-minute, information for the management. In addition, heuristics based analysis of historic data could be valuable in making informed decisions about the projects.

Agile verification ensures that resources will not be squandered away, meaningful deadlines will be established, and high quality of results will be delivered.

By Anupam Bakshi. (Bakshi is the founder and CEO at Agnisys, Inc.)


Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.
Copyright 2002 - 2011 Tech Pro Communications, 1209 Colts Circle, Lawrenceville, NJ 08648