EtherWaves Adds Support for Tensilica Dataplane Processor Cores
September 12, 2011 -- EtherWaves and Tensilica, Inc. today announced the further expansion of the ClearSignal software-based DAB/DMB solution, by porting to Tensilica's Xtensa dataplane processor architecture.
The new ClearSignal RF agnostic design broadens SOC designers' choice to immediately add digital radio capability to mobile devices, while keeping the required low power consumption. This ClearSignal implementation takes advantage of Tensilica's ConnX Vectra LX DSP Engine and other architecture optimizations for achieving a typical DAB channel reception at clock rates as low as 50MIPS.
The new version implements all the broadcasting standards supported by ClearSignal: DAB, DAB+, T-DMB, DRM and in future DRM+, while exhibiting its renowned high performance.
"Tensilica cores and ClearSignal SDR-based digital radio match well in their quest and achievement of high-performance radio reception," said Ben Gagin, EtherWaves CEO.
"Digital Radio is clearly the future of the radio market and we are delighted to have the opportunity to contribute with the rapid development of this new EtherWaves multi-standard solution," stated Larry Przywara, Tensilica's Senior Director of Multimedia Marketing. "This successful achievement proves that our architecture has the programmability and speed/ power/ efficiency necessary to help designers meet the high performance and cost-effectiveness requirements of modern digital radio receivers."
The new ClearSignal version is available for licensing from EtherWaves, which also provides Digital Radio integration services for fast and cost-effective implementation.
ClearSignal is a comprehensive software implementation for receiving and decoding Dual DAB/ DAB+/ DMB/ DMB SLS/ DAB DATA/ DRM/ MP4 broadcasting, offering:
Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.