Aldec Delivers Complete Support for UVM 1.1, Enabling VMM and OVM Interoperability
November 15, 2011 -- Aldec, Inc. today released Riviera-PRO 2011.10 with complete support for the UVM (Universal Verification Methodology), Version 1.1. The latest release enhances the SystemVerilog verification methodology by providing extended language construct support and adding debugging and productivity features in the waveform. The new language construct enhancements, based on an industry accepted IEEE 1800-2009 standard, enable designers to do extensive debugging and provide a path to support for UVM together with previous OVM (Open Verification Methodology) and alternative VMM (Verification Methodology Manual) methodologies.
"There are two major open source verification methodologies today, UVM/OVM and VMM — complete stand-alone solutions that approach the structure of verification environment in different ways," said Dmitry Melnik, Riviera-PRO Product Manager. "Over the last few years end-users were choosing one of the methodologies to create their verification environments. As a result, a significant amount of legacy code and existing VIP (verification IP) are turning into the challenges of migrating to the alternative library or integrating with VIP from the other methodology."
With the release of Riviera-PRO 2011.10, Aldec supports the latest version of UVM and related extensions:
UVM 1.1 is immediately available with Riviera-PRO 2011.10 installation today. For additional information about 2011.10 including tutorials, downloads, and a "What's New" presentation, visit the Aldec website.
Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.