A Design Methodology for the I/O Power Supply of Next Generation Packaging

Company: Sigrity, Inc.

The method of three-dimensional I/O power modeling will be reviewed in detail based on the learning from the previous one-dimensional and two-dimensional models. This paper will cover the latest development of next generation microprocessor I/O power models and the adoption of a new three-dimensional modeling methodology to meet the challenging design requirements of a high performance signal bus with short turn-around times. The paper also presents a new technique of using damping resistors to attenuate the high frequency noise on the IO supply.


Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.
Copyright 2002 - 2011 Tech Pro Communications, 1209 Colts Circle, Lawrenceville, NJ 08648