Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 (79 Entries)
20 Modules Added to NI FlexRIO Adapter Module Family  

May 7, 2013 -- National Instruments Corp. has expanded the NI FlexRIO product family, built on FPGA-based reconfigurable I/O (RIO), to more than 20 modules. Six new adapter modules add I/O, including digitizer, signal generation and IF- an ... read more

Category: News: News Archive 2013:
Accelerating Time-to-Integration and System-Level Design with the Vivado Design Suite 2013.1   Featured

May 8, 2013 -- This webinar will explore the design methodologies and features of the Vivado Design Suite 2013.1 including the Vivado IP Integrator (IPI). Vivado IPI accelerates the integration of RTL, Xilinx IP, third party IP and C/C++ synthes ... read more

Category: Vendor Webcasts: Archived Webcasts:
Accurate and Efficient Wideband On-Wafer Flicker (1/f) Noise Measurement   Featured

May 14, 2013 -- 1/f noise, or flicker noise is a very key device characteristic which directly impacts the circuit performance, and has also been used to characterize the manufacturing process quality. However, accurately measuring 1/f noise at ... read more

Category: Vendor Webcasts: Archived Webcasts:
Achieving Predictable and Highly Reliable 10G Backplane Designs   Featured

May 9, 2013 -- This webinar explores the challenges of implementing 10-Gbps backplane systems, which can include PCB traces of 30 inches or longer with multiple connectors. Highly reliable 10G backplane systems require bit-error rates (BER) bette ... read more

Category: Vendor Webcasts: Archived Webcasts:
Achronix Tapes Out FinFET-based SOC Using Synopsys' IC Compiler and IC Validator  

May 13, 2013 -- Synopsys, Inc. today announced that Achronix Semiconductor Corp. has used both Synopsys' IC Compiler physical design and IC Validator physical verification solutions to sign off its Speedster22i FPGA, the industry's ... read more

Category: News: News Archive 2013:
Aldec to Offer Technical Sessions and Demonstrations at DAC  

May 15, 2013 -- Aldec, Inc. will be offering a number of technical sessions and demonstrations focusing on advanced verification, hardware/ software emulation and SOC/ASIC prototyping at the Aldec booth at the Design Automation Conference ... read more

Category: News: News Archive 2013:
Altera SDK for OpenCL and Development Boards Delivers Power-Efficient, High-Performance Solution for Heterogeneous Computing  

May 6, 2013 -- Altera Corp. today announced the broad availability of its SDK for OpenCL and supported third-party production boards. Availability of the SDK for OpenCL enables software programmers to access the high-performance capabiliti ... read more

Category: News: News Archive 2013:
Altera to Acquire Enpirion  

May 14, 2013 -- Altera Corp. has signed a definitive merger agreement to acquire Enpirion, Inc., a leading provider of high-efficiency, integrated power conversion products known as PowerSoCs (power system-on-chip). The combination of Alte ... read more

Category: News: News Archive 2013:
Altera's Latest Quartus II Software v13.0 Slashes Compile Times for Its Stratix V FPGAs  

May 6, 2013 -- Altera Corp. today announced the release of its Quartus II software version 13.0, which delivers the highest levels of FPGA and SOC performance and designer productivity. Users targeting 28-nm FPGAs and SOCs will ... read more

Category: News: News Archive 2013:
Altium Improves Component-Sourcing Productivity with Major Product Update  

May 13, 2013 -- Altium, Ltd. has launched Altium Vault 1.1 to enable cost-effective and efficient design. With enhanced searching and filtering tools and design bill of materials, Altium Vault 1.1 provides easy-to-use component navigation ... read more

Category: News: News Archive 2013:



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3125