Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 (77 Entries)
Integration of DeFacTo's SignOff and Real Intent's Meridian CDC Accelerates Sign-Off  

May 14, 2013 -- Real Intent, Inc. and DeFacTo Technologies today announced a combined RTL sign-off flow for both CDC and DFT that accelerates the sign-off process. The new flow resulting from their collaboration integrates DeFacTo's ... read more

Category: News: News Archive 2013:
Jasper Makes Formal Verification Power-Aware with a New Low-Power App for Verification of SOCs with Multiple Power Domains  

May 14, 2013 -- Jasper Design Automation has announced the availability of its new JasperGold Low Power Verification App (JG-LPV App) which enables users to utilize formal methods for the verification of SOC designs optimized for lower pow ... read more

Category: News: News Archive 2013:
Latest ACE CoSy Compiler Development System Optimizes for Extreme Architectures  

May 14, 2013 -- ACE Associated Compiler Experts bv has announced the availability of the 2013 Spring Edition of its CoSy compiler development system. Integral support for complex architecture features allows compiler developers now to buil ... read more

Category: News: News Archive 2013:
LG Adopts High-Level Synthesis Software from Forte Design Systems  

May 15, 2012 -- Forte Design Systems, Inc. today announced that LG Electronics has adopted Cynthesizer SystemC high-level synthesis (HLS) for its next-generation digital television (DTV) design project.

Cynthesizer has bee ... read more

Category: News: News Archive 2013:
MagnaChip Adopts Mentor Graphics Pyxis Platform and PDK Automation Process  

May 14, 2013 -- Mentor Graphics Corp. today announced that MagnaChip Semiconductor Corp. has adopted the Pyxis custom-IC design platform and the Mentor process design kit (PDK) automation process.

MagnaChip added th ... read more

Category: News: News Archive 2013:
Management Day at DAC to Discuss the Trade-Offs Involved in Modern SOC Design  

May 13, 2013 -- The Design Automation Conference (DAC) has announced that Management Day will be on Tuesday, June 4, 2013, starting at 10:30am, and is sponsored by Chip Estimate.

"The management trade-offs and decisions ma ... read more

Category: News: News Archive 2013:
Maximizing the Value of Your Internal IP   Featured

May 15, 2013 -- Everyone today understands the essential importance of third-party semiconductor intellectual property (IP) to the health of the semiconductor industry. Considerably less attention is given to the importance of a strong, serviceab ... read more

Category: SOCcentral Feature Articles & Columns: Feature Articles:
Mentor and Tezzaron Optimize Calibre 3DStack for 2.5/3D-ICs  

May 20, 2013 -- Mentor Graphics Corp. and Tezzaron Semiconductor Corp. today announced they are collaborating to integrate the Mentor Calibre 3DStack product into Tezzaron's 3D-IC offerings. The new integration will focus ... read more

Category: News: News Archive 2013:
Mentor Graphics Teams with OpSIS Foundries and Lumerical Solutions on PDK Development for IME Silicon Photonics Process  

May 22, 2013 -- Mentor Graphics Corp. has teamed with OpSIS and Lumerical Solutions to develop a complete EDA-style, full-flow process design kit (PDK) for the OpSIS IME (Institute of Microelectronics) silicon-photonics process. The prospe ... read more

Category: News: News Archive 2013:
Microchip Announces Arduino-Compatible chipKIT Boards with Prototyping-Friendly 32-bit MCU Packages  

May 15, 2013 -- Microchip Technology, Inc. today announced the expansion of its Arduino-compatible chipKIT platform ecosystem, with new tools from partners Digilent, Inc., the Fair Use Building and Research (FUBAR) Labs, and Schmalz Haus L ... read more

Category: News: News Archive 2013:



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3125