Page loading . . .

  
 Category: News: Latest News: Tuesday, May 21, 2013
Breker Verification Systems Joins Cadence Connections Program  
 Printer friendly
 E-Mail Item URL

April 9, 2012 -- Breker Verification Systems, Inc. has joined the Cadence Design Systems, Inc. Connections Program. As a member of this program, Breker has access to Cadence software and support to ensure interoperability with its TrekSoC, software that automates the generation of self-verifying C test cases for multi-threaded system-on-chip (SOC) devices.

"We welcome Breker Verification Systems to the Connections program," remarks Pat Dutrow, Senior Marketing Manager of the Cadence Connections program. "Interoperability between verification tools and cooperation among vendors is an important benefit for engineers tasked with the difficult challenge of SOC verification."

"Breker is delivering new, innovative verification software to engineers whose chip designs include multiple embedded processors," said Adnan Hamid, Breker Verification Systems' Chief Executive Officer. "Joining the Connections program gives us a way to partner with a verification leader and develop an integration strategy for our tools to work seamlessly together."

Go to the Breker Verification Systems, Inc. website to find additional information.

Read more about
Breker Verification Systems, Inc.
and
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Breker Verification Systems TrekSoC, Cadence Design Systems, system-on-chip, SoC,
601/38226 4/9/2012 339 55


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875