Page loading . . .

  
 Category: News: Latest News: Monday, May 20, 2013
intoPIX Enhances Its JPEG 2000 IP Cores with Support of the New Broadcast Profile  
 Printer friendly
 E-Mail Item URL

April 9, 2012 -- intoPIX s.a. has announced the release of its new generation of JPEG 2000 FPGA IP cores supporting the Broadcast profile (JPEG 2000 Part 1 Amd 3 - Profiles for Broadcast Application - ISO/IEC 15444-1:2004/ Amd3). The new intoPIX JPEG 2000 IP cores implementation enable the broadcast industry to focus on increased interoperability for broadcast contribution and mezzanine applications.

By adding the new JPEG 2000 Broadcast Profile to its IP core portfolio, intoPIX positions itself as a partner of choice in the broadcast industry, offering interoperable JPEG 2000 solutions for all broadcast contribution applications over IP networks.

Go to the intoPIX s.a. website to find additional information.

E-mail intoPIX s.a. for more information.

Read more about
intoPIX s.a.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, JPEG 2000 cores, intoPIX
601/38231 4/9/2012 436 68


Designer's Mall
0.71875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.75