Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
Barco Silex Delivers Its JPEG 2000 IP Cores on all 28-nm FPGA Platforms  
 Printer friendly
 E-Mail Item URL

April 16, 2012 -- Barco Silex has announced the support of its JPEG 2000 IP cores on all families of 28-nm FPGA devices. This covers the Altera Stratix-V and Xilinx Virtex-7 devices for high-performance applications, and the Altera Arria-V and Cyclone-V and the Xilinx Kintex-7 and Artix-7 when cost-reduction is the key to success.

Barco Silex offers flexible and comprehensive JPEG 2000 solutions on FGPAs for broadcast and digital cinema applications. The support for the latest 28-nm FPGA devices fits in the continuity of Barco Silex commitment to providing the industry with efficient and reliable solutions for JPEG 2000 while meeting the ever-evolving constraints of cost and time-to-market.



Go to the Barco Silex website to find additional information.

Read more about
Barco Silex
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, JPEG 2000, Barco Silex
601/38268 4/16/2012 416 74


Designer's Mall
0.3867188



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.4648438