Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
SymTA/S Supports ISO 26262-Compliant Design of Mixed-Criticality Automotive Electronics Systems  
 Printer friendly
 E-Mail Item URL

April 23, 2012 -- Symtavision GmbH has announced that its SymTA/S supports the design of ISO 26262-compliant mixed-criticality automotive electronics systems. The SymTA/S methodology overcomes the inherent safety versus efficiency conflicts, especially when freedom from interference must be realized between software partitions with different criticality levels.

The meets the primary ISO 26262 requirement to provide reliable coverage for failure and error-free scenarios by undertaking timing analyses to optimize and verify the ECU software schedule. Crucial to this is the ability to use SymTA/S timing analyses to select configurations for OS services such as watchdog time-outs and timing-protection budgets rather than simply react to timing failures while the target system is running.

To build ISO 26262-compliant ECU schedules that are both safe and efficient, the SymTA/S methodology draws on a combination of the established RMS (Rate Monotonic Scheduling) and the recently proposed CAPA (Criticality As Priority Assignment) timing schedule strategies coupled with procedural guidelines, based on extensive SymTA/S timing analysis, on how safety can be verified and efficiency determined. RMS, which is currently used extensively in the industry, yields compact, resource-efficient pre-emptive timing schedules for AUTOSAR and OSEK, but it cannot cope with mixed-criticality requirements as priority is given to tasks with the shortest cycle time without reference to safety requirements and criticality levels. On the other hand, a CAPA strategy can ensure the necessary "freedom from interference" between tasks that ISO 26262 demands but this comes at the cost of a significant reduction in resource efficiency.

Using timing-analysis data from SymTA/S, the ISO 26262-compliant design methodology enriches key aspects of both the RMS and CAPA schedule design patterns with guidelines on how to select priorities, when and how to use Watchdogs or Timing Protection, and when the software architecture needs to be adapted in terms of cycle times and runnables-to-task mapping. Furthermore, SymTA/S reliably covers error-free and failure scenarios of various kinds, and hence provides evidence that the software and safety architectures are suitable.



Go to the Symtavision GmbH website to find additional information.

E-mail Symtavision GmbH for more information.

Read more about
Symtavision GmbH
on SOCcentral.com


Keywords: EDA, EDA tools, electronic design automation, Symtavision, SymTA/S methodology
601/38295 4/23/2012 219 42


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875