Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
Tensilica Adds Support for Dynamic Resolution Adaptation Audio Standard to HiFi Audio DSP Library  
 Printer friendly
 E-Mail Item URL

April 23, 2012 -- Tensilica, Inc. today announced that it has added support for the Dynamic Resolution Adaptation (DRA) standard to its library of over 100 audio encoders, decoders and sound-enhancement packages for its HiFi Audio DSP (digital signal processor) family. Now all products that include the HiFi Audio DSPs can be used to support the standard approved by the People's Republic of China as the National Audio Standard (GB/T 22726-2008) for multi-channel audio decoding. Tensilica has delivered the HiFi DRA decoder to a number of Tier 1 system OEMs and semiconductor companies.

"DRA is an approved optional audio codec standard for Blu-ray Disc audio, adopted as an audio codec for the Chinese Multimedia Mobile Broadcast (CMMB) standard," stated Larry Przywara, Senior Director of Multimedia Marketing, Tensilica. "It is an important audio standard for terrestrial digital TV, IPTV, internet streaming, and Blu-ray Disc applications in China.""

Tensilica's HiFi Audio DSPs support over 100 audio and voice codecs with very efficient processing at low power. The HiFi Audio DSPs are part of Tensilica's growing line of dataplane processors (DPUs) that efficiently do the challenging, compute-intensive tasks in system-on-chip (SOC) designs.



Go to the Tensilica, Inc. website to find additional information.

E-mail Tensilica, Inc. for more information.

Read more about
Tensilica, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, DSP, digital signal processing, digital signal processors, audio codecs, Tensilica
601/38296 4/23/2012 431 63


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875