Page loading . . .

  
 Category: News: Latest News: Saturday, May 18, 2013
ACCO Selects Berkeley's Analog FastSpice Platform for Verification of Wireless Solutions  
 Printer friendly
 E-Mail Item URL

April 24, 2012 -- Berkeley Design Automation, Inc. today announced that ACCO Semiconductor has selected the company's Analog FastSpice (AFS) Platform for block-level characterization and full-circuit verification of its CMOS RF designs.

"ACCO is developing groundbreaking wireless solutions and our CMOS RF circuits have significant verification challenges," said Denis Masliah, CTO at ACCO Semiconductor. "We selected the AFS Platform because it delivers nanometer Spice accuracy over 8 times faster than parallel Spice with the same number of cores on complex RF circuits, including a RF PA with a power control loop."

According to Berkeley, the Analog FastSpice Platform is the fastest nanometer circuit-verification platform for analog, RF, mixed-signal, and custom digital circuits. The AFS Platform delivers foundry-certified nanometer Spice accuracy 5X to 10X faster than any other simulator on a single core and an additional 2X to 4X performance with multi-threading. For circuit characterization, the AFS Platform includes comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, fast near-Spice-accurate simulation, and mixed- analog-digital co-simulation with leading Verilog simulators. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS Co-Simulation, and AFS Nano Spice.



Go to the Berkeley Design Automation, Inc. website to find additional information.

E-mail Berkeley Design Automation, Inc. for more information.

Read more about
Berkeley Design Automation, Inc.
and
ACCO Semiconductor
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, EDA, EDA tools, electronic design automation, circuit simulation, Spice, Spice-like, Berkeley Design Automation, Analog FastSpice, ACCO Semiconductor
601/38308 4/25/2012 256 40


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125