Page loading . . .

  
 Category: News: Latest News: Monday, May 20, 2013
Ingenic Semiconductor and Vivante Expand GPU Technology Partnership for Next-Generation Mobile Products  
 Printer friendly
 E-Mail Item URL

April 24, 2012 -- Vivante Corp. and Ingenic Semiconductor Co., Ltd. today announced a license agreement update that includes higher-performance Vivante GPU cores to power the next wave of Ingenic applications processors. Ingenic was the first company to successfully ship non-ARM-based tablets and smartphones worldwide. Ingenic also shipped the first Android 4.0 (ICS) tablets, powered by Vivante GPUs.

Vivante graphics cores boast state-of-the-art GPU architectures built for consumer entertainment. The GPU hardware and software stack supports the latest graphics APIs including OpenGL ES 2.0, ES Next Gen, desktop OpenGL, Microsoft DirectX 11 and Google RenderScript.



Go to the Vivante Corp. website to find additional information.

E-mail Vivante Corp. for more information.

Read more about
Vivante Corp.
and
Ingenic Semiconductor Co., Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, graphics processors, graphics processing units, GPUs, Vivante, Ingenic Semiconductor
601/38313 4/25/2012 352 50


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125