Page loading . . .

  
 Category: News: Latest News: Monday, May 20, 2013
Jasper Releases JasperGold Apps to Improve Productivity Throughout the Design and Verification Flow  
 Printer friendly
 E-Mail Item URL

May 7, 2012 -- Jasper Design Automation has announced the availability of its JasperGold Apps products. JasperGold Apps help achieve substantial productivity gains in design and verification through individual Apps within a shared interactive environment that fit into existing verification flows. The JasperGold Apps addresses an array of design and verification functionality issues throughout the flow, such as:

  • End-to-end property verification.
  • Unexpected X detection and debugging.
  • Chip-level connectivity.
  • Automated assertion generation.
  • Identification of coverage holes.
  • Design trade-off analysis.
  • Absence of deadlock.
  • Cache coherency.

JasperGold Apps are built on a single platform that combines multiple formal-based solutions and leverages a common shared database and user interface. The JasperGold Apps architecture enables sharing of design and verification data for each design under test (DUT) between Apps for increased consistency and productivity. The Apps architecture supports deployment of multiple Apps simultaneously as well as multiple invocations of the same App for improved throughput and performance.

The JasperGold Apps architecture is extensible such that users can take advantage of future Apps that will address emerging design and verification needs. The design and verification challenges that designer have addressed by creating flows using our formal technology have been the inspiration for some of the JasperGold Apps. Designers will be able to continue to leverage the powerful and highly programmable platform in JasperGold to develop their customized flows.

"Jasper has created a value-added approach to its formal technology deployment," said Gary Smith at Gary Smith EDA. "Formal technology has long been thought of as a point tool that addresses only a specific verification issue. Jasper has been able to provide the benefits of its unique formal technology across the entire design and verification flow through easily adoptable apps. This is something the market has needed for quite some time."

The initial offerings of JasperGold Apps are: the Formal Property Verification App; Connectivity Verification App; X-Propagation Verification App; RTL Development App, Control/Status Register Verification App, and the Architectural Modeling App.



Go to the Jasper Design Automation website to find additional information.

E-mail Jasper Design Automation for more information.

Read more about
Jasper Design Automation
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification, Jasper Design Automation, JasperGold Apps
601/38396 5/8/2012 400 62


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875