Page loading . . .

  
 Category: News: Latest News: Saturday, May 18, 2013
PLDA Introduces High-performance Linux and Windows PCI Express Device Drivers Optimized for Latency-Sensitive Applications  
 Printer friendly
 E-Mail Item URL

May 16, 2012 -- PLDA today announced the 3rd-generation Linux and Windows device drivers for its PCI Express intellectual property cores and FPGA design kits. Redesigned from the ground up with an architecture optimized for latency, the device drivers support Linux 32-bit and 64-bit distributions as well as Windows XP, Windows 7 32-bit and Windows 7 64-bit and provide a common API, allowing seamless switching between both Linux and Windows operating systems. The C-software API provided with the device drivers includes both a generic PCIe API as well as a PLDA-specific API that leverage the advanced features of PLDA's PCIe and DMA IP cores.

The device drivers are provided as compiled binaries with every PLDA PCI Express IP core and FPGA design kit. IP licensees can use the device drivers with their own PCIe hardware, and also have the option to purchase source code.

Availability

The PLDA Linux and Windows Drivers for PCIe are available now from PLDA with every PCIe IP core and FPGA design kit.



Go to the PLDA website to find additional information.

E-mail PLDA for more information.

Read more about
PLDA
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, PCI Express, PCIe, PLDA,
601/38480 5/16/2012 480 66


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875