Page loading . . .

  
 Category: News: Latest News: Monday, May 20, 2013
S2C Releases Dual Virtex-7 2000T FPGA Rapid SOC-Prototyping Hardware  
 Printer friendly
 E-Mail Item URL

May 31, 2012 -- S2C Inc. has announced its first fifth-generation product, the Dual 7V2000T TAI Logic Module, based on two Xilinx 28-nm Virtex-7 FPGA devices. The Dual V7 TAI Logic Module provides up to 40 million ASIC gates of capacity and 1,200 external I/O on a single board making it the industry's most-compact prototyping hardware for such a high gate capacity.

In addition to almost tripling the logic and memory capacity that can fit on a S2C's 4th-generation Xilinx Virtex-6 and Altera Stratix-4 FPGA prototyping hardware, S2C's 5th-generation products have many significant improvements to facilitate higher system prototype performance, reliability and ease-of-use through enhanced remote resource management, power management, clock management and cooling mechanisms. The new V7 TAI Logic Module now supports all the hardware-control functions through both the USB and the new Gigabit Ethernet connections.

"FPGA-based prototyping is becoming a critical step for a successful SOC product launch but was not a viable option for some design teams when their design sizes were extremely large and building a prototyping flow became too complex to manage," noted Mon-Ren Chene, Chairman and CTO of S2C. !S2C's fifth-generation product, based on the Virtex-7 based FPGA, is designed to make prototyping a pleasant experience for designs of any size from 20 million up to 180 million ASIC gates with 1 to 9 Xilinx Virtex-7 FPGAs on a single board. In addition, we provide a complete solution with prototype creation and debug software; DPI, SCE-MI and C-API co-modeling; and, a large library of Prototype Ready IP and accessories."

The V7 TAI Logic Module series comes with a host of new capabilities both on hardware and software side, which significantly boosts the user productivity. On hardware side, each board provides a total of up to 32 GTX transceivers on specialized differential connectors; 6 programmable differential pair clocks capable of running up to 700MHz; ability to remotely control the prototyping hardware through Gigabit Ethernet cable. On the software front, new capabilities include: monitoring all on-board global clocks in real time, monitoring and displaying voltage, current and temperature; setting external I/O voltages through software, and provide global reset remotely through software. All V7 TAI Logic Modules are shipped with free TAI Player Pro run-time software that can be run on either Windows or Linux operating systems.

The V7 TAI Logic Modules can run both 2GBytes of DDR2 and 4GBytes of DDR3 memory at up to 800MHz and 1333MHz, respectively. S2C offers a large library of Prototype Ready IP and accessories including high-speed D/A and A/D, PCIe, Gigabit Ethernet, MIPI, SATA, ARM, SRAM, DDR2/3, Flash, TV decoder/encoder, audio and DVI to further accelerate development of rapid FPGA-based prototypes.

Availability

The V7 TAI Logic Module is now shipping with XC7VLX2000T-ES FPGAs with lead time of approximately 8 to 12 weeks. The V7 TAI Logic Module can be mounted with either one or two FPGA devices per module. All V7 TAI Logic Modules adopt a similar form factor to all prior-generation TAI Logic Modules, so that existing users can easily upgrade and re-use their current daughter cards or mother boards.

S2C will be exhibiting the Dual V7 TAI Logic Module at DAC 2012, June 3-6, at Booth #414 at the 49th Design Automation Conference in San Francisco.



Go to the S2C, Inc. website to find additional information.

Read more about
S2C, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, prototyping, S2C,
601/38593 5/31/2012 286 46


Designer's Mall
0.3896484



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875