Page loading . . .

  
 Category: News: Latest News: Tuesday, May 21, 2013
Concept Engineering's Nlview Schematic Visualization Engine to Power the Stylus Cockpit for Tabula's Spacetime 3D Architecture  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- Tabula, Inc., a fabless semiconductor company developing 3D programmable logic devices (3PLD), is using Concept Engineering's Nlview automatic schematic generation and viewing engine to power the Stylus GUI cockpit for Tabula's Spacetime 3D architecture. Nlview gives developers the ability to analyze all aspects of a design together.

Spacetime 3D architecture comprises the Spacetime hardware that dynamically reconfigures logic, memory, and interconnect at multi-GHz rates and the Spacetime compiler that manages this ultra-rapid reconfiguration transparently. To map standard RTL directly into Spacetime, Tabula developed the Stylus design software with an integrated GUI to link logical, physical, and schematic project views. The integration of Nlview into the Stylus GUI gives Tabula users a high-performance, high-capacity GUI that provides world-class visualization and debugging capability.

"Having Concept's Nlview working as the schematic generation and viewing engine within the Stylus tools allows us to deliver unmatched design capability and design capacity to our customers," said Rajeev Jayaraman, Vice President for Software Development at Tabula.



Go to the Concept Engineering GmbH website to find additional information.

E-mail Concept Engineering GmbH for more information.

Read more about
Concept Engineering GmbH
and
Tabula, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Tabula, Spacetime 3D, Concept Engineering, Nlview
601/38621 6/4/2012 427 54


Designer's Mall
0.5625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.59375