Page loading . . .

  
 Category: News: Latest News: Tuesday, May 21, 2013
IPL Alliance Announces IPL 2.0 and Appoints New Chair for Constraint Working Group  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- The IPL Alliance today announced IPL 2.0, an updated release of the first open standard for interoperable process design kits (iPDKs). The IPL 2.0 reference kit includes an iPDK developer's guide, a sample 40-nm) reference iPDK, a reference design and a user guide. It is ready now for validation by IPL Alliance members.

The IPL Alliance released IPL 1.0 in 2010. IPL 2.0 uses the same specification of the standard and adds a new 40-nm reference iPDK in addition to the 90-nm reference iPDK in IPL 1.0. The iPDK standard is based on the OpenAccess database and uses standard languages and a unified architecture to enable interoperability among all EDA vendor tools. Engineering teams only need to develop a single PDK for each process node, which reduces development costs, shortens design cycles and provides designers with earlier access to advanced process technologies across multiple tools. IPL Alliance members are validating IPL 2.0 now, and it is targeted for public download by end of year 2012.

The IPL Constraint Working Group includes members from Altera, Ciranova, Mentor Graphics, Pulsic, SpringSoft, Synopsys and TSMC. In addition, Xilinx and STMicroelectronics are acting in an advisory role. The working group has delivered the IPL Constraints 1.1 in 2011 and now is planning for its next phase by soliciting donations of additional constraint types for the next version of the standard to meet emerging design challenges. Ed Petrus, the newly appointed chair, has more than 25 years of experience in the EDA industry. Prior to joining Mentor Graphics, Petrus was the co-founder of Ciranova, a board member company of the IPL Alliance. He is also the vice-chair of Si2's OPDK initiative.



Go to the IPL Alliance website to find additional information.

Read more about
IPL Alliance
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, interoperable process design kits, iPDKs, IPL Alliance
601/38627 6/4/2012 379 44


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875