Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
Altera and TI Introduce Complete Development Kit for Arria V FPGAs  
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- Altera Corp. and Texas Instruments, Inc. (TI) have introduced a complete RF development kit that eases RF prototyping for systems based on Altera's 28-nm Arria V FPGAs. The modular Arria V FPGA RF Development Kit includes all the hardware and software needed for RF transmit, receive and digital pre-distortion feedback, reducing the amount of time needed to design and verify RF systems, such as wireless basestations, remote radio heads, and military radio and intelligence equipment.

The Arria V FPGA RF Development Kit provides RF developers with access to the latest generation of 28-nm FPGAs from Altera, along with the newest analog-to-digital converters (ADCs), digital-to-analog converters (DACs) and clocks from TI. The kit provides 2.5 times more transmit and digital pre-distortion feedback bandwidth than similar solutions and is the first complete main/ diversity receive development platform supporting up to 75MHz of bandwidth.

Features and benefits of the Arria V FPGA RF Development Kit

  • 28-nm Arria V FPGA, balancing cost and performance while delivering the lowest total power for wireless applications.
  • Up to 500MHz of transmit and feedback bandwidth, enabling 100MHz of transmit bandwidth with fifth-order pre-distortion correction.
  • Up to 75MHz of main/ diversity receive bandwidth with 14-bit resolution and 31.5dB of gain range for demanding multi-carrier 3G and 4G standards.
  • Low phase-noise-fractional phase-locked loop (PLL)/ voltage-controlled oscillator (VCO) to provide local oscillator for transmit, receive and feedback mixers and modulators.
  • Modular design enables alternative and future evaluation modules (EVMs) to be incorporated quickly and seamlessly.

The Arria V FPGA RF Development Kit includes the Arria V FPGA Development Board and the following RF components from TI:

  • TSW30H84EVM, a complete RF transmit reference design including the DAC34H84, the industry's lowest-power 4-channel, 16-bit DAC at 1.25 GSPS.
  • TSW1266EVM, a digital pre-distortion feedback reference design.
  • TSW1265EVM, a wideband dual-receiver reference design, which includes the ADS4249, the industry's lowest-power dual, 14-bit ADC.
  • TSW3065EVM, a standalone local oscillator source designed with the TRF3765 integer and fractional PLL/VCO.
  • HSMC-ADC-Bridge and ArriaV-TI-Adapter to interface between TI and Altera hardware.

Availability and Pricing

The FPGA RF Development Kit can be ordered today from Arrow Electronics for $6,299.



Go to the Texas Instruments, Inc. (TI) website for details.

Read more about
Texas Instruments, Inc. (TI)
and
Altera Corp.
on SOCcentral.com


Keywords: Arria V FPGAs, field programmable gate arrays, FPGA design, RF design, microwave design, EDA, EDA tools, electronic design automation, development kits, Altera, Texas Instruments (TI)
601/38709 6/18/2012 301 53


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875