Page loading . . .

  
 Category: News: Latest News: Saturday, May 18, 2013
Socle Tapes Out 28-nm ASIC Design at GlobalFoundries  
 Printer friendly
 E-Mail Item URL

July 10, 2012 -- Socle Technology Corp. and GlobalFoundries today announced the tape out of Socle's first ARM Cortex-A9 based 28-nm ASIC design using GlobalFoundries' 28-nm super-low-power technology (SLP) technology with gate-first High-K Metal Gate (HKMG). The ASIC design, which features low-power and high-performance capabilities, is soon to be mass produced at GlobalFoundries.

"This is a major milestone for GlobalFoundries and Socle, and a door-opener for much more business in pan-Asia," said Mojy Chian, Senior Vice President of Design Enablement at GlobalFoundries and Chairperson of Socle Technology. "GlobalFoundries is the major shareholder of Socle, and our two companies are set to elevate our level of close cooperation and build winning market strategies together."



Go to the Socle Technology Corp. website to find additional information.

Read more about
Socle Technology Corp.
and
GlobalFoundries
on SOCcentral.com


Keywords: ASICs, ASIC design, foundries, foundry services, process technology, high-k metal gate technology, HKMG, Socle Technology, GlobalFoundries
601/38825 7/10/2012 286 56


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875