August 28, 2012 -- STATS ChipPAC, Ltd. today announced that its through-silicon-via (TSV) capabilities have achieved a new milestone with the qualification of its 300-mm mid-end manufacturing operation and transition to low-volume manufacturing.

STATS ChipPAC is firmly engaged with multiple strategic customers on TSV-development programs which support the semiconductor industry's shift to 2.5D- and 3D-packaging integration for the mobile, wireless connectivity and networking market segments. The company's current 3D-TSV development and customer qualification activities include devices at the 28-nm silicon node, application processors (AP) and graphic processors utilizing TSV for the high-performance wide input/output (Wide I/O) memory interface required by higher bandwidth applications for the mobile market.

"The need for higher levels of integration, improved electrical performance, reduced power consumption, faster speed, smaller device sizes and shorter interconnects is forcing a shift to more complex 2.5D- and 3D-package designs utilizing TSV technology," said Dr. Han Byung Joon, Executive Vice President and Chief Technology Officer, STATS ChipPAC. "TSV technology will be a key requirement in the convergence of mobile communication and computing functionality in devices such as smartphones and tablets. This is a trend which is expected to drive rapid growth and adoption of TSV technology,"

The mid-end TSV-process flow occurs between the wafer fabrication and back-end assembly process supporting the advanced manufacturing requirements of 2.5D and 3D packaging including wafer-level, flip-chip and embedded technologies. STATS ChipPAC's MEOL assembly services include microbump technology down to 40um, temporary bond/ de-bonding, backside via reveal, isolation and metallization. With the early development of its mid-end-of-line (MEOL)-processing capability, STATS ChipPAC is well positioned to support the increasingly popular industry model for 2.5D/3D integration of disparate silicon devices at the package level by an outsourced semiconductor assembly and test (OSAT) provider.

Dr. Han continued, "During the implementation phase of our mid-end TSV operation, we investigated multiple process options and identified key cost variables that would affect the commercialization of this technology. Our primary focus has been to develop high-volume TSV-technology capabilities that we can offer at cost points that make TSV a viable solution. We now have mid-end manufacturing capacity in place in Singapore and are actively engaged with multiple strategic customers on the production qualification of 2.5D- and 3D-packaging designs."

Posted by: John Miklosz