Page loading . . .

  
 Category: News: Latest News: Tuesday, May 21, 2013
Denso Achieves Significant Productivity and Quality-of-Results Advantages with Cadence Mixed-Signal, Low-Power Solutions  
 Printer friendly
 E-Mail Item URL

August 28, 2012 -- Cadence Design Systems, Inc. announced today that Denso Corp., an automotive parts manufacturer, experienced significant quality and productivity improvements on a low-power mixed-signal IC design after switching to Cadence custom/ analog and digital flows.

After deploying the Cadence Encounter RTL-to-GDSII flow on the digital portion of the design, Denso reported a 10% reduction in area and a 20% reduction in power compared to previous vendor flows. On the analog part of the design, based on the results of multiple test data, Denso achieved a 30% improvement in productivity using the Cadence Virtuoso custom/ analog flow (v6.1) and predicts the same improvement in actual designs. The result for Denso is a significant productivity and quality-of-results advantage.

"In the highly competitive automotive electronics market, reliability is a must," said Yoichi Oishi, Manager of the Electronics Device Business Unit at Denso during his recent speech at the CDNLive! Japan technical conference. "We needed to revamp our design tools so we could develop chips more efficiently without compromising on quality. After adopting the Cadence Encounter and Virtuoso flows, we achieved our goals in terms of chip quality and time-to-market."

To achieve improved power, performance and area on the digital parts of advanced-node designs, Denso used the Encounter RTL-to-GDSII flow, which includes Encounter RTL Compiler for global synthesis and the for design implementation. For the analog sections, Denso deployed Virtuoso Schematic Editor, Virtuoso Layout Suite and Virtuoso Analog Design Environment in a complete custom/ analog flow from spec-driven multi-test environment with sensitivity analysis and circuit-parameter optimization for robust, centered designs through full-custom layout.

For in-design and sign-off extraction, Denso used Cadence QRC Extraction, which is tightly integrated into the Virtuoso and Encounter flows for faster convergence. By switching QRC Extraction from another vendor's technology, Denso was able to eliminate the file interface and directly manage data from Virtuoso environment, resulting in a productivity boost and faster time-to-market.

Posted by: John Miklosz



Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, mixed signal design, mixed-signal design, EDA, EDA tools, electronic design automation, Cadence Design Systems, Encounter Digital Implementation System, Virtuoso,
601/39043 8/28/2012 477 71


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125