Page loading . . .

  
 Category: News: News Archive 2005: Thursday, May 23, 2013
CEVA Leverages Synopsys Tools for Tape Out of Mixed-signal, DSP and High Speed Serial Interface Chips  
 Printer friendly
 E-Mail Item URL

January 11, 2005 -- Synopsys, Inc. announced today that CEVA, Inc., a licensor of digital signal processors (DSP) cores and communications solutions, has taped out its next-generation high-speed serial interface chips and the CEVA-Teak DSP using Synopsys' Galaxy and Discovery platforms.

The CEVA design team cited Synopsys' convergent flow consisting of the following toolset as the reason for their success: Physical Compiler and Astro products for increased capacity, PrimeTime SI tool for signal integrity, Power Compiler products for power management, and VCS and NanoSim software for mixed-signal chip sign-off. The correlation of these tools was key to implementing their complex mixed-signal designs.

CEVA, a leading IP licensing company, uses the world's leading fabrication facilities to harden and prove its designs in silicon. The company chose the Synopsys Galaxy and Discovery solutions to meet the challenges it faced when designing chips for 130nm processes and below.

"We relied on Synopsys' routing and placement solutions for our 130 nanometer chips, with an eye toward future designs of 3Gbps serial interfaces that we expect to develop in a 90 nanometer process," said John Ryan, vice president of Communications and Navigation at CEVA. "Synopsys offered solutions that were both technically advanced and cost efficient for our future low-power and mixed-signal designs. We look forward to continued success using Synopsys platforms to produce our advanced mixed-signal and communications devices."

Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
and
CEVA, Inc.
on SOCcentral.com


Keywords: Synopsys, CEVA, intellectual property, IP, DSP, Physical Compiler, Astro, PrimeTime, VCS, NanoSim, Galaxy, Discovery,
199/10979 1/11/2005 1514 254


Designer's Mall
0.3925781



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.4667969