Page loading . . .

  
 Category: News: News Archive 2005: Thursday, May 23, 2013
UMC and Ansoft Address RFCMOS Design Requirements with On-Chip Spiral Inductor Library  
 Printer friendly
 E-Mail Item URL

February 1, 2005 -- UMC and Ansoft Corp. have announced immediate availability of the first parameterized spiral inductor design kit based on full-wave simulation. The kit enables RFCMOS designers to create and simulate custom inductor geometries by directly linking Ansoft's HFSST, Ansoft DesignerT, and NexximT with UMC's CMOS process parameters.

The spiral inductor kit is built upon UMC's Electromagnetic Design Methodology (EMDM) -- which lets engineers easily and accurately create any RF structure -- and gives designers the flexibility to innovate new geometries simply by editing parameters such as diameter, number of turns, width and spacing of traces from a dialog box in HFSS. Included in the kit are ready-to-solve, fully parameterized HFSS projects for circular, square, hexagonal, and octagonal coils in the regular, stacked, transformer, and balanced configurations with all vias and underpasses included.

"Spiral inductors with small form factors, high Q, and high self-resonant frequencies are highly desired to meet the need for greater portability, increased functionality, and lower costs for today's consumer and military communication systems," said Dr. Albert Yen, manager of UMC's Mixed-mode and Radio Frequency Technology Program. "Our collaboration with Ansoft allows our customers to design, simulate, and optimize spiral inductors on silicon substrates, relieving a major bottleneck of the RF CMOS design flow. Furthermore, we encouraged Ansoft to provide a path to back annotate to backend layout tools, making it very practical to innovate new designs and pass the results to standard layout tools."

Individual spiral geometries have already been simulated and validated versus laboratory measurements. Ansoft and UMC's teams in Taiwan simulated over 300 spiral geometries to ensure design kit accuracy.

"UMC continues to prove to be an excellent partner for Ansoft as it is taking a leadership position in terms of addressing RF designer requirements," said Dr. Lawrence Williams, director of business development at Ansoft. "Early on, UMC recognized the advantages of offering accurate electrical models for on-chip passive components and worked with Ansoft to create a methodology to streamline the process of incorporating the additional accuracy provided directly in circuit simulation. Using EMDM along with the new spiral inductor design kit, customers can now compute the inductance and quality factor (Q) for spiral inductors, rapidly develop a custom library for their own requirements including proximity effects, and utilize them directly in circuit and system simulation. EMDM makes it practical to synthesize entirely new inductors and rapidly back annotate this information into circuit schematics and standard layout tools."

Availability

The UMC spiral design kit is currently available for the 0.15um and 0.18um RFCMOS process at no charge to UMC customers and can be accessed by contacting UMC sales representatives.

Go to the UMC (United Microelectronics Corp.) website to find additional information.

E-mail UMC (United Microelectronics Corp.) for more information.

Read more about
UMC (United Microelectronics Corp.)
and
Ansoft Corp.
on SOCcentral.com


Keywords: UMC (United Microelectronics Corp.), Ansoft, analog simulation,
199/11381 2/1/2005 1435 290


Designer's Mall
0.3925781



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.4667969