Page loading . . .

  
 Category: News: News Archive 2005: Sunday, May 19, 2013
Memec Unique Announces Multi-Channel UART Evaluation Kit for Actel ProASIC Plus  
 Printer friendly
 E-Mail Item URL

March 8, 2005 -- Memec Unique, a division of Memec, has introduced its multi-channel UART evaluation kit. Featuring 16 channels of 16550-style UARTs, the kit provides a hardware evaluation and reference design platform for the company's multi-channel UART (MUART) IP core, running in an Actel flash-based FPGA.

Memec Unique's evaluation platform offers customers a reference design for a variety of applications, including terminal multiplexers and expanders, industrial controls, factory automation and communication equipment monitoring. The board enables designers to go beyond a simulation model and evaluate a working implementation of the core in Actel's ProASIC Plus device. In addition, Memec Unique's board serves as a convenient test bed for customized variations of the MUART core.

"Memec Unique's multi-channel UART core, combined with Actel non-volatile FPGAs, enables customers to integrate two to 16 discrete UART standard devices onto a single Actel FPGA," said Yankin Tanurhan, senior director of IP Solutions and Applications for Actel. "The MUART evaluation kit allows customers to observe the core on an APA300-FG256 device, and helps designers quickly benefit from ProASIC Plus features, such as live at power-up capability and single-chip operation."

In addition to 16 individually configurable channels of RS-232 communications, Memec Unique's board features Intersil TIA/EIA-232 receivers/transmitters, full signal access with breakout headers, receive and transmit status LEDs for each port, and two processor options -- a P160 daughter card interface and the Ubicom PhantomServer. Software is included for the PhantomServer that allows users to configure the individual UART channels in the core, and run various tests using an Ethernet interface and convenient built-in Web site. The board is designed with the Memec Design MC-ACT-UARTM IP core, and the Actel ProASIC Plus FPGA, APA300-FG256.

The non-volatile, flash-based Actel ProASIC Plus device enables the MUART design to be live at power-up, avoids the additional costs of external configuration PROMs, and secures the embedded IP design against unauthorized copying. Memec Unique's multi-channel UART evaluation kit bundles a MUART evaluation board, AC/DC wall adapter, two null-modem DB9F-DB9F cables, software for the Ubicom PhantomServer, and full documentation, including schematics and build files.

Availability and Pricing

Available now, the MUART evaluation kit is priced at $495, and the kit with the PhantomServer board included is priced at $595. Both kit options can be ordered from Memec Unique.

Go to the Memec Design Services website to find additional information.

E-mail Memec Design Services for more information.

Read more about
Memec Design Services
on SOCcentral.com


Keywords: Memec, Actel, ProASIC Plus, FPGAs, development kits,
199/12202 3/8/2005 1131 234


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.484375