Page loading . . .

  
 Category: News: News Archive 2005: Wednesday, May 22, 2013
Silvaco Delivers TMA-Compatible TCAD Simulators  
 Printer friendly
 E-Mail Item URL

July 27, 2005 -- Silvaco International has announced the availability of full TMA compatibility in its 5.10.0.R release of Stanford-based Athena Process Simulators and Atlas Device Simulators.

Technology Computer Aided Design (TCAD) was originally pioneered at Stanford University under grants from the Defense Advanced Research Projects Agency (DARPA) during late 1970s and 1980s. It was licensed to and commercialized exclusively by Technology Modeling Associates (TMA) and Silvaco. TMA was later acquired by Avant! Corp. which was then acquired by Synopsys. In October 2004, Synopsys also acquired Integrated Systems Engineering (ISE), a TCAD provider based in Switzerland. Synopsys announced its future TCAD products would be based on the ISE software.

"Silvaco has been aggressively improving the original Stanford software to meet all the needs of our worldwide customers who develop state-of-the-art technologies," said Dr. Ivan Pesic, CEO of Silvaco.

Silvaco will continue to provide advanced TCAD technologies based on the latest physical models for process and device simulation. Silvaco is the only company dedicated to exclusively support the Stanford TCAD legacy. Switching to Silvaco TCAD means that TMA customers do not have to recalibrate their model coefficients, re-establish their process and device simulation flows developed over many years, and learn new software.

The Athena Process Simulation Framework enables process and integration engineers to develop and optimize semiconductor manufacturing processes. Athena provides an easy-to-use, modular, and extensible platform for simulating ion implantation, diffusion, etching, deposition, lithography, oxidation, and silicidation of semiconductor materials. It replaces costly wafer experiments with simulations to deliver shorter development cycles and higher yields.

The Atlas Device Simulation Framework enables device technology engineers to simulate the electrical, optical, and thermal behavior of semiconductor devices. Atlas provides a physics-based, easy-to-use, modular, and extensible platform to analyze DC, AC, and time domain responses for all semiconductor-based technologies in 2 and 3 dimensions.

The Virtual Wafer Fab is an integrated environment of TCAD software to automate and emulate physical wafer manufacturing. These integrated tools facilitate the input, execution, run-time optimization, and results processing of TCAD simulations into one flow managed through a common database.

Go to the Silvaco, Inc. website to find additional information.

E-mail Silvaco, Inc. for more information.

Read more about
Silvaco, Inc.
on SOCcentral.com


Keywords: Silvaco International, Athena Process Simulators, Atlas Device Simulators, Virtual Wafer Fab, TCAD, EDA tools,
199/15317 7/27/2005 1172 282


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.453125