Page loading . . .

  
 Category: News: News Archive 2005: Wednesday, June 19, 2013
Intersil Introduces Industry's Highy Accurate Multiphase Core Controller  
 Printer friendly
 E-Mail Item URL

September 12, 2005 -- Intersil Corp. has expanded its PWM (pulse width modulation) controller portfolio with the introduction of the ISL6316, a high-performance CPU multiphase core controller for Intel-based VRD (voltage regulator down) 10.X and EVRD (enterprise voltage regulator down) 10.X desktop, workstation and server motherboards. Continuing Intersil's strategy of providing precise VR10.X PWM controllers, the four-phase ISL6316 is claimed to be the industry's most accurate CPU core controller and includes thermal monitoring and tracking OCP (over-current protection) over temperature, with + or -0.5 percent system accuracy over the complete CPU voltage range.

The temperature thresholds of the ISL6316 are programmable to enable the controller to communicate to the CPU and alert the system when the voltage regulator overheats (VRHOT), signaling the CPU to reduce its power consumption. The ISL6316 is also able to turn on a CPU or system fan (VRFAN) signal to cool the CPU down or identify when the CPU overheats and inform it to shut down. The ISL6316 is the industry's only VR10.X and EVRD10.X CPU core controller with tracking OCP over temperature that is based on a single, external NTC (negative temperature coefficient) thermistor.

"The current limit threshold of the ISL6316 is the same either at room temperature or at elevated temperatures inside a system chassis," said George Lakkas, senior product marketing manager of Intersil's Power Management group. "This offers significant improvements in reliability in mission-critical applications, such as servers, routers, switchers, or storage area network (SAN) and network attached storage (NAS) systems. The system designer can program the ISL6316, for example, to respond to an overload of 130A at an ambient temperature of 25 degrees Celsius and know that it will have the same current limit threshold of 130A at an ambient temperature of 60 degrees Celsius."

The ISL6316 controls microprocessor core voltage regulation by driving up to four synchronous-rectified buck channels in parallel. Multiphase buck converter architecture uses interleaved timing to multiply channel ripple frequency and reduce input and output ripple currents. Lower ripple results in fewer components, reducing overall component cost, power dissipation and board area.

This device provides very accurate over-current protection, phase-to-phase current balance and loadline accuracy through differential current sensing as well as very precise voltage regulation through differential voltage sensing. Differential current sensing (measuring the current across the current sense element) ensures the multiphase converter eliminates any current measurement inaccuracy due to PCB (Printed Circuit Board) layout. The ISL6316 features adjustable precision reference voltage offset to enable precise loadline programming. The offset pin allows accurate voltage offset settings that are independent of VID (voltage identification) setting.

The ISL6316 senses current by measuring the voltage across the on-resistance (rDS(on)) of the lower MOSFETs (metal oxide silicon field effect transistors) or DCR (direct current resistance) of the output inductor. The ISL6316 is paired with Intersil's ISL6612/12A/13/13A/14/14A and ISL6605/08 FET drivers. Dynamic VID technology allows seamless VID changes.

Pricing and Availability

The ISL6316 is available now in a 40-lead QFN standard or lead-free package and is priced at $2.55 in 1,000-unit quantities.

Go to the Intersil Corp. website for details.

E-mail Intersil Corp. for more information.

Read more about
Intersil Corp.
on SOCcentral.com


Keywords: Intersil, PWM, pulse width modulation,
199/16010 9/12/2005 1099 255
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.46875