Page loading . . .

  
 Category: News: News Archive 2005: Tuesday, June 18, 2013
Exar Launches XRT86SH328 Integrated 28 Channel T1/E1 LIU/Framer with VT/TU Mapper and M13 Multiplexer for Optical Transport Applications  
 Printer friendly
 E-Mail Item URL

September 19, 2005 -- Exar Corp. has advanced its position in the T/E carrier and SONET/SDH space with the introduction of an integrated 28 channel T1/E1 LIU/framer with VT/TU Mapper/DeMapper and the M13 multiplexer. The XRT86SH328 (Voyager) is optimized for the tributary aggregation applications such as multi-service provisioning platforms, optical transport systems, routers and wireless transport systems.

The device provides significant board space savings due to the level of LIU/Framer/Mapper integration. When three XRT86SH328s are combined on one line card, the device's architecture delivers a complete OC-3/STM-1 solution that supports up to 84 T1 or 63 E1 port aggregation applications. The XRT86SH328 includes all the SONET/SDH framing functionality to provide an OC-3/STM-1 compliant interface. Also, the XRT86SH328 (Voyager) can be used as a chipset with Exar's XRT91L30 transceiver providing a SONET/SDH compliant serial interface at 155Mbits/sec that can be directly connected to an optical module. In addition, the device utilizes Exar's proprietary R3 Technology (Reconfigurable, Relayless Redundancy) delivering key benefits to customers designing T1/E1/J1 interface cards.

Voyager's high level of integration enables system designers to architect their systems in configurations that were not practical in the past. Instead of using separate LIU and framer modules, system designers now have the option of using a single module for both LIU and framer functionality, saving significant systems cost and board space.

Each LIU channel on the XRT86SH328 supports Exar's R3 Technology - introduced in 2002. Devices using R3 Technology are reconfigurable with integrated termination supporting all common T1/E1/J1 line impedances enabling customers to build a simple board and eliminate the need for external relays for 1:1 and 1+1 redundancy applications. This feature allows final device configuration to be made just prior to line-card installation.

Voyager's architecture supports SONET/SDH compliant T1/E1 de-synchronizers in the drop direction in addition to the jitter attenuator functionality in the add direction. This architecture addresses different types of rigorous network jitter requirements, which in the past required very expensive multi-chip solutions. Voyager also provides unique DS3 capabilities, which includes M13 functionality, by multiplexing 28/21 T1/E1's onto a DS3 signal for sending either on a serial DS3 interface or by mapping onto an STS-1. In addition, DS1's or E1's received from a DS3 signal can be mapped into SONET/SDH through VT/TU mapping (trans-muxing).

Another advantage of the XRT86SH328 is the capability to mix T1's or E1's on any one of the LIU interfaces without requiring additional timing devices to support this mixed mode capability. In the past system designers were limited to the feature set of individual LIU and Framer devices for supporting this mixed mode solution which required very expensive timing components on their board design.

Pricing and Availability

Samples of the part are available in 30 days. The XRT86SH328 in a 568 PBGA operates at 3.3V/1.8V with 3.3V tolerant I/O's over the industrial temperature range. In 1,000 piece quantities the XRT86SH328 is $151.

Go to the Exar Corp. website for details.

Read more about
Exar Corp.
on SOCcentral.com


Keywords: Exar, Voyager, Sonet/SDH, T1/E1,
199/16160 9/19/2005 1157 320
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.4453125