Page loading . . .

  
 Category: News: News Archive 2005: Saturday, May 25, 2013
QuickLogic Moves to Precision Synthesis; Signs Multi-Year OEM Agreement with Mentor Graphics  
 Printer friendly
 E-Mail Item URL

December 28, 2005--Mentor Graphics Corp. has announced the signing of a multi-year OEM agreement with QuickLogic Corp. The new agreement offers QuickLogic's customers a new synthesis solution, and provides for a smooth and easy transition to the full range of advanced FPGA synthesis technology and tools from Mentor Graphics.

Through this OEM agreement, FPGA designers get immediate access to a broad range of performance and productivity benefits using Mentor Graphics Precision Synthesis tool within the QuickLogic QuickWorks FPGA development software environment. Using a highly interactive graphical environment, designers gain the flexibility to cross-probe between HDL and schematic views. The tool performs "what if" timing analysis with instant feedback, enabling designers to make confident decisions for fast and accurate timing closure.

"We recognize Mentor Graphics' commitment to FPGA tools. Precision Synthesis is being used for FPGA designs with their complex timing challenges and system performance requirements," said Tom Hart, chairman, president and CEO, QuickLogic Corporation. "We are very pleased to partner with Mentor Graphics in providing our customers with advanced synthesis and debugging capabilities, ease of use and reliability. Via this important new partnership, we believe that our customers using the Precision Synthesis tool will be able to easily target QuickLogic devices and reach the unprecedented levels of performance and power-conscious functionality needed for their future designs."

"QuickLogic is a low-power programmable logic leader, and this decision to choose Precision Synthesis as its OEM offering is a strong testament to the design, analysis and productivity benefits delivered by our advanced synthesis technology," said Simon Bloch, general manager, Design Creation and Synthesis Division, Mentor Graphics. "Clearly, this partnership will help designers leverage the exceptional value offered by QuickLogic devices, especially in exciting new application areas such as low-power FPGA design."

Precision Synthesis is scheduled to be fully integrated into the QuickWorks FPGA development software in early 2006. Users may also run Precision Synthesis QuickLogic Edition in a stand-alone mode and create a standard EDIF (Electronic Data Interchange Format) netlist in the QuickWorks design environment. The new Precision Synthesis QuickLogic Edition supports QuickLogic's leading programmable logic devices, including Eclipse I, Eclipse II, QuickMIPs and QuickPCI. Beta support is also available for the company's newly announced PolarPro devices.



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
and
QuickLogic Corp.
on SOCcentral.com


Keywords: Mentor Graphics Precision Synthesis , QuickLogic QuickWorks FPGA development software environment, FPGAs, EDA tools,
199/17409 12/28/2005 4657 285


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.484375