Page loading . . .

  
 Category: News: News Archive 2005: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 (1910 Entries)
Magma to Intensify Engagement with Infineon 

June 13, 2005 -- Magma Design Automation, Inc. will expand its relationship with Infineon Technologies AG to jointly develop a standardized flow based on Magma's software for Infineon's advanced 65nm designs. The companies will work closely toge ... read more

IBM, Intel and Synopsys Announce Mobile EDA Technology Initiative for Design Engineers  Featured

June 13, 2005 -- IBM, Intel Corp. and Synopsys, Inc. have announced a "mobile-aware" technology initiative to bring mobile design tools to the EDA market. Synopsys showcased its Discovery AMS solution, with NanoSim and VCS technology, ... read more

Open SystemC Initiative Releases the SystemC 2.1 Language Reference Manual for IEEE Standardization  Featured

June 13, 2005 -- The Open SystemC Initiative (OSCI) today announced that it has officially transferred the Language Reference Manual (LRM) for SystemC 2.1 to the IEEE for further standardization. The LRM is the definitive description of SystemC ... read more

Synopsys' Hercules Physical Verification Suite Delivers Near Linear Performance Increase on More than Fifty 64-Bit Xeon Processors 

June 13, 2005 -- Synopsys, Inc. has announced the availability of a new scalable distributed processing technology that delivers an order of magnitude speedup over current production physical verification solutions. Using parallel processing th ... read more

TDK and Ansoft Deliver New Component Library for Nexxim and Ansoft Designer 

June 13, 2005 -- TDK, Ltd. and Ansoft Corp. have released a new library for TDK's capacitor, inductor, common mode filter, and ferrite bead components for use in Nexxim and Ansoft Designer. The component library, free to Ansoft customers, will ... read more

Summit Design Ships Free Evaluation Copies of Vista IDE 

June 13, 2005 -- Summit Design, Inc. today announced that a 30-day free evaluation is available for the company's Vista Design Environment for SystemC. Vista is the first integrated design environment (IDE) to combine both hardware and software ... read more

SMIC Adopts Anchor Semiconductor's OPC Verification Solution 

June 13, 2005 -- Anchor Semiconductor, Inc. announced today that Semiconductor Manufacturing International Corporation (SMIC) adopted its NanoScope-PRV solution in its advanced manufacturing flow. NanoScope-PRV detects design, OPC (Optical Proxi ... read more

CST Integrates Microwave Studio and Agilent Technologies' Advanced Design System 

June 14, 2005 -- Computer Simulation Technology (CST) today announced the integration of the CST Microwave Studio (CST MWS) simulation tool with Agilent Technologies' Advanced Design System (ADS) electronic design automation software. The automa ... read more

TeamEDA Launches Its Advanced Verification System 

June 13, 2005 -- TeamEDA, Inc.'s Advanced Verification System (AVS) is a tool that lets managers and verification engineers efficiently track and manage the myriad of activity, files, and test results of the verification flow regardless of verificati ... read more

Creo Uses CAST IP Coresin Advanced Leaf Aptus Digital Camera Backs 

June 13,2005 -- CAST, Inc. has revealed that the Leaf Aptus digital camera backs announced last month by Creo, Inc. employ CAST IP cores for image compression and decompression. Aimed at professional photographers, the new Leaf Aptus 22 and Leaf ... read more

CoWare and MIPS Technologies to Automate Application-Optimized Processor Creation 

June 13, 2005 -- CoWare, Inc. and MIPS Technologies, Inc. announced today that CoWare has created its first CoWare CORXpert Personality Kit for the MIPS32 24K Pro Series cores.

CoWare CORXpert is an automated technology that lets designe ... read more

Calypto SLEC Sequential Equivalence Checker Deployed by Freescale Semiconductor PowerPC Team 

June 10, 2005 -- Calypto Design Systems, Inc. has announced that it plans to provide The PowerPC core development team at Freescale Semiconductor, Inc. with its SLEC product family. Freescale is using the functional verification product for app ... read more

Avery Design Systems Spins Up ATA Verification IP Family  

June 10, 2005 -- Avery Design Systems, Inc. has announced SATA-Xactor verification solution supporting the ATA protocol suite including SATA I and II, ATA/ATAPI-6, and CE-ATA. SATA-Xactor is a complete verification solution consisting of Bus ... read more

Avery Design Systems Accelerates ATPG/BIST Pattern Validation 

June 10, 2005 -- Avery Design Systems, Inc. has announced improved support for simulation acceleration of ATPG/BIST pattern validation using its SimCluster parallel simulation solution with the release of automatic scan path partitioning and sup ... read more

Avery Design and ASIC Architect Team to Deliver PCI Express IP Solution 

June 10, 2005 -- Avery Design Systems, Inc. and ASIC Architect have announced a cooperative effort to deliver a comprehensive PCI Express design and verification IP solution. Under the terms of the agreement, ASIC Architect and Avery will jointl ... read more

ATI Technologies Signs Multi-Year Agreement with Apache Design Solutions 

June 10, 2005 -- Apache Design Solutions, Inc. today announced that ATI Technologies Inc., a leader in design and manufacturing of graphics processor solutions, expanded its world-wide adoption of Apache's complete dynamic power integrity suite ... read more

New, Unique Fractional Resampling Cores from RF Engines 

June 9, 2005 -- RF Engines, Ltd. (RFEL) has developed a new range of Fractional Resampling Architectures for FPGAs that can be used to perform up-sampling or down-sampling of high-speed digital signals. According to the company, the designs ar ... read more

Cadence Supports TSMC Reference Flow 6.0 to Accelerate 65-Nanometer Design 

June 9, 2005 -- Cadence Design Systems, Inc. and Taiwan Semiconductor Manufacturing Company have integrated the Cadence Encounter digital IC design platform and Cadence Allegro system interconnect platform into TSMC's Reference Flow 6.0. This re ... read more

Cradle Enhances MPEG-4 IP Video Streamer Reference Design with Power-Over-Ethernet 

June 9, 2005 -- Cradle Technologies, Inc. has announced an enhanced version of Bluegill, an MPEG-4 IP video streamer reference design based on the company's CT3400 multi-processor digital signal processor (MDSP). The low-cost and small form fa ... read more

Atheros Communications Selects Denali Verification IP for PCI Express, USB, Ethernet Designs 

June 9, 2005 -- Denali Software, Inc. today announced that Atheros Communications, Inc., a leading developer of advanced wireless LAN (WLAN) chipsets, has selected Denali's PureSpec verification intellectual property (IP) products for its chip d ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  3.34375