Page loading . . .

  
 Category: News: News Archive 2005: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 (1911 Entries)
Giga Scale IC Launches ChipEstimate.com, Offering Designers Free Chip Estimation Tool  Featured

February 7, 2005 -- Giga Scale Integration Corp. (Giga Scale IC) has launched ChipEstimate.com to provide electronic designers with free access to InCyte, a chip estimation tool which helps control the cost of ICs early in the design cycle at th ... read more

Impinj Announces Availability of AEFuse Memory Multi-Time Programmable Fuse in Standard Logic CMOS 

February 7, 2005 -- Impinj, Inc., whose patented Self-Adaptive Silicon technology enables its semiconductor intellectual property (IP) business, today announced the availability of Advanced Erasable Fuse, AEFuse memory, the embedded nonvolati ... read more

Synopsys Reduces Area and Power Low Gate Count, Modular Hi-Speed USB On-The-Go Core 

February 7, 2005 -- Synopsys, Inc. has announced the release of its DesignWare Hi-Speed Universal Serial Bus (USB) On-The-Go (OTG) controller core, which, according to the company, is the lowest gate count IP available on the market. The core lo ... read more

Xilinx FPGA Embedded Processing Platform Studio Wins DesignVision Award 

February 7, 2005 -- The Xilinx Platform Studio (XPS) embedded tool suite received top honors at the inaugural International Engineering Consortium (IEC) DesignVision Award reception held last week at the DesignCon Conference in Santa Clara, Cal ... read more

eASIC's Structured ASIC Wins DesignVision Award 

February 7, 2005 -- eASIC Corp. today announced that its Structured eASIC product won the DesignVision Award presented by The International Engineering Consortium (IEC). These inaugural DesignVision Awards are aimed at recognizing companies for ... read more

Zuken Launches Upgraded Version of CADSTAR 3D PCB Design Tool 

February 8, 2005 -- Zuken's desktop 3D design tool, CADSTAR 3D, has been upgraded to include increased functionality and performance improvements. The addition of new Windows XP functions makes CADSTAR 3D 4.4 easier to use, with drag and drop lo ... read more

Cadence, IBM and Rising Collaborate to Enable Leading-Edge SCDMA/GSM RF IC Transceiver 

February 3, 2005 -- Cadence Design Systems, Inc. and Rising Microelectronics Co., Ltd. today announced that Rising has started sampling a SCDMA/GSM dual mode (1.8GHz SCDMA and 900MHz GSM) radio frequency IC transceiver. The transceiver was desig ... read more

DVCon 2005 Announces John Cooley's Bigwigs Panel Participants 

February 3, 2005 -- DVCon 2005 (Design and Verification Conference) has announced the line-up for the Bigwigs panel moderated by John Cooley of ESNUG. The panel will begin at 4:30 p.m. on Tuesday, February 15 in the Donnor Ballroom at the Double ... read more

Synopsys Announces Support for SUSE LINUX With Galaxy Design and Discovery Verification Platforms 

February 2, 2005 -- Synopsys, Inc. has announced that it will support the SUSE Linux Enterprise Server 9 operating system (OS) from Novell on both 32-bit and 64-bit x86 instruction sets for Synopsys' Galaxy Design and Discovery Verification Plat ... read more

UMC Joins the ZSP Foundry Program; Adds the ZSP400 Core to Its IP Library 

February 2, 2005 -- LSI Logic Corp. has announced that UMC is now offering the ZSP400 digital signal processor (DSP) core as part of its comprehensive portfolio of intellectual property (IP). By having access to the completed physical design of ... read more

Cadence First Encounter Global Physical Synthesis Wins IEC DesignVision Award 

February 2, 2005 -- Cadence Design Systems, Inc.'s First Encounter Global Physical Synthesis (GPS) technology has won the International Engineering Consortium (IEC) DesignVision award for ASIC and IC Implementation at DesignCon 2005. First Enc ... read more

SMIC Joins LSI Logic ZSP Foundry Program Expanding Access to DSP Technology 

February 2, 2005 -- LSI Logic Corp. today announced that Semiconductor Manufacturing International Corp. (SMIC) has joined the ZSP Foundry Program obtaining a manufacturing license for the ZSP400 and ZSP500 cores. The Shanghai-based SMIC is an ... read more

Kilopass to Provide Tower Semiconductor Field-Programmable Non-Volatile Memory for 0.18-Micron CMOS Process 

February 1, 2005 -- Kilopass Technology, Inc., a provider of semiconductor non-volatile memory (NVM) intellectual property (IP) for standard CMOS logic, has entered into a foundry technology agreement with Tower Semiconductor, Ltd. Kilopass' XP ... read more

Toshiba Adopts SonicsMX for Next Generation Handheld Chips 

February 1, 2005 -- Sonics, Inc. today announced that Toshiba Corp. will design the SonicsMX and Sonics3220 SMART Interconnects into its family of wireless handheld products. Toshiba currently uses Sonics’ Silicon Backplane SMART Interconnect a ... read more

UMC and Ansoft Address RFCMOS Design Requirements with On-Chip Spiral Inductor Library 

February 1, 2005 -- UMC and Ansoft Corp. have announced immediate availability of the first parameterized spiral inductor design kit based on full-wave simulation. The kit enables RFCMOS designers to create and simulate custom inductor geometrie ... read more

LSI Logic Launches ZSP Foundry Program 

February 1, 2005 -- LSI Logic Corp. has launched the ZSP Foundry Program allowing fabless semiconductor companies and OEMs broader access to the popular ZSP digital signal processing technology.

A design-only license gives fabless custom ... read more

Chipidea Licenses Synopsys' Galaxy Design and Discovery Verification Platforms 

February 1, 2005 -- Synopsys, Inc. today announced that Chipidea, an analog and mixed-signal semiconductor IP provider, has licensed key tools included in Synopsys' Galaxy Design and Discovery Verification platforms to address tough IP design c ... read more

Magma's QuickCap NX Extractor Available for UMC's Deep Submicron Technologies 

January 31, 2005 -- Magma Design Automation, Inc. and UMC today announced that Magma's QuickCap NX extractor tool has been validated on UMC's 0.13-micron process. As a result of this validation, UMC has adopted QuickCap NX for device and interc ... read more

Altera Updates Specifications for Stratix II FPGAs Reflecting Higher Performance and Lower Power  Featured

January 31, 2005 -- As its Stratix II FPGA family moves into volume production, Altera Corp. has released new specifications reflecting higher performance and lower power. With these enhanced specifications, the maximum operating frequencies of ... read more

LSI Logic Offers 440 MHz Synthesized MIPS32 24Kf Processor Core and Reference Design 

January 31, 2005 -- LSI Logic Corp. has announced that it is offering the first MIPS32 24Kf microprocessor core at 440 MHz, complete with a supporting reference design and a bridge to the AMBA bus. The 440 MHz timing- closed MIPS32 24Kf core is ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  3.339844