Page loading . . .

  
 Category: News: News Archive 2005: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 (1910 Entries)
New SystemVerilog Book Helps Engineers Master Assertion-Based Verification 

January 26, 2005 -- VhdlCohen Publishing has announced the immediate availability of a new book, "SystemVerilog Assertions Handbook," a guide to using SystemVerilog Assertions for formal and dynamic verification. The book is co-authored by Ben C ... read more

QuickLogic and Renesas Electronics Collaborate on 802.11b/g Wireless IP Phone Reference Design 

January 25, 2005 -- QuickLogic Corp. has announced a partnership with Renesas Electronics Corp., a leading semiconductor manufacturer for mobile technologies, automobiles, and PC/audio visual equipment, to develop an 802.11b/g IP phone reference ... read more

Fujitsu Tapes Out Using Sierra Design Automation's Pinnacle 
January 25, 2005 -- Sierra Design Automation, Inc. today announced that Fujitsu Microelectronics America, Inc. has used Sierra Pinnacle to produce first-pass functional silicon on a design with 11 million gates, 130nm technology and running at 165 ... read more
Jasper Design Automation's JasperGold Selected as Finalist in First Annual DesignVision Awards 

January 25, 2005 -- Jasper Design Automation's flagship product, JasperGold, has been named a finalist in the International Engineering Consortium's First Annual DesignVision Awards. The IEC presents the DesignVision Awards to recognize leading- ... read more

Mentor Graphics Announces Synthesis Support for ProASIC3 and ProASIC3/E Families 

January 25, 2005 -- Mentor Graphics Corp. has announced that its suite of synthesis products has added support for Actel Corp.'s newly introduced ProASIC3 and ProASIC3/E FPGAs. Users of the Precision RTL Synthesis tool from Mentor Graphics can n ... read more

Mentor Graphics Announces Synthesis Support for HardCopy II Structured ASIC Devices 

January 25, 2005 -- Mentor Graphics Corp. has announced that its suite of synthesis products supports Altera Corp.'s newly introduced HardCopy II structured ASIC family. Users of the Precision RTL Synthesis and LeonardoSpectrum tools from Mento ... read more

Magma Selects Legend's MSIM as Simulation Engine 

January 25, 2005 -- Magma Design Automation, Inc. has selected Legend Design Technology, Inc.'s MSIM circuit simulator as the simulation engine of its software system, and successfully integrated MSIM engine into its RTL-to-GDSII design flow. ... read more

Xilinx Extends QPRO Family of Aerospace and Defense Products 

January 25, 2005 -- Xilinx, Inc. has announced its roadmap for the QPRO family of aerospace and defense products and immediate availability of a military temperature-qualified FPGA with an embedded processor core, and foreshadowed delivery of a ... read more

Fujitsu Successfully Completes 66 Consecutive Designs with Cadence Encounter 

January 25, 2005 -- Cadence Design Systems, Inc. today announced that it has helped Fujitsu to successfully achieve first-pass silicon on 66 consecutive designs. The designs were enabled by a standardized reference design flow based on Cadence ... read more

The MathWorks Expands Fixed-Point Design Capabilities In MATLAB and Simulink 

January 25, 2005 -- The MathWorks has announced the availability of the new Fixed-Point Toolbox and Simulink Fixed Point, bringing fixed-point design capabilities to MATLAB and enhanced fixed-point simulation in Simulink. Together, the Fixed-P ... read more

Tower Semiconductor Strengthens Its Design Center Program with Four New Design Center Partners 

January 25, 2005 -- Tower Semiconductor, Ltd. has announced a major expansion of the Tower Authorized Design Center (TADC) program, naming Cadence Design Systems, QThink, QualCore Logic and SliceX as design center partners. The TADC program was ... read more

Blue Pearl Software Introduces RTL Closure Tool 

January 24, 2005 -- Blue Pearl Software, Inc. has announced the release of its first product, Indigo RTL Analysis, for rapid functional closure. The company will release its timing closure product later this year.

Indigo accelerates desi ... read more

iRoC Technologies Introduces Soft Error Design Solution Platform 

January 24, 2005 -- iRoC Technologies has introduced its Soft Error Design Solution Platform to help IC designers meet reliability targets. The first product in the Platform -- the SoCFIT software solution -- analyzes the soft error risk of a s ... read more

TransEDA Adds SystemVerilog Support and Advanced Rule Checking to Verification Navigator Tool Suite 

January 24, 2005 – TransEDA has announced SystemVerilog support in new versions of its VN-Cover and VN-Check tools.

SystemVerilog support in VN-Cover means that designers can take advantage of powerful new SystemVerilog constructs such as ... read more

Saifun Grants New License to Infineon for Development of Flash Memory Products 

January 24, 2005 –- Saifun Semiconductors, Ltd. announced today it reached an agreement with Infineon Technologies AG granting Infineon a new license for the use of Saifun NROM technology for Infineon's line of Flash memory products. Under the t ... read more

Actel Announces Immediate Availability of 90 IP Cores for New ProASIC3 and ProASIC3E FPGA Families 

January 24, 2005 -- Actel Corp. has announced the availability of 90 intellectual property (IP) cores to support its new ProASIC3 and ProASIC3/E device fa ... read more

Actel Offering Low-Cost Device Programmer and Starter Kit to Support ProASIC3 and ProASIC3/E FPGA Families 

January 24, 2005 -- Actel Corp. has announced a new low-cost device programmer and starter kit to support its new flash-based ProASIC3 and ProASIC3/E FPG ... read more

Actel's Third-Generation Flash-Based Devices Set the Low Cost FPGA Bar at $1.50  Featured

January 24, 2005 -- Actel Corp. has unveiled its ProASIC3 and ProASIC3/E families, the company's third generation of flash-based programmable logic solutions, which Actel claims are the lowest cost FPGAs available. With the ProASIC3/E families ... read more

Actel's Libero IDE Provides Optimized Support for New ProASIC3 and ProASIC3E Flash-Based FPGA Families 

January 24, 2005 -- In conjunction with the introduction of its new low cost FPGAs, Actel Corp. has announced that its Libero 6.1 Integrated Design Environment (IDE) provides complete support for the company's new flash-based read more

SEMATECH Knowledge Series 2005 Launched to Boost Industry Collaboration 

January 24, 2005 -- SEMATECH Knowledge Series 2005 (SKS 2005), a collection of single-focus industry meetings designed to increase global knowledge in key areas of semiconductor R&D, was announced by SEMATECH President and CEO Mike Polcari. SKS ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  3.3125