Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: Application Notes: Sunday, May 19, 2013
Broadcast Video Infrastructure Implementation Using FPGAs  
Company: Altera Corp.
 Printer friendly
 E-Mail Item URL

The proliferation of high-definition television (HDTV) video content creation and the method of delivering these contents in a bandwidth-limited broadcast channel environment have driven new video compression standards and associated video image processing applications. Traditionally, only cable and satellite operators provided video delivery. Now telecommunication companies (telcos) are getting into this arena by using the latest video coder/decoders (CODECs) and video-processing technology to transmit digital video to the consumer via Internet protocol television (IPTV).

Many new and exciting innovations, such as HDTV and digital cinema, revolve around video and image processing, and the evolution of this technology is rapid. Leaps forward in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind this innovation. Resolutions in broadcast equipment have increased significantly over the last few years.

Advanced compression techniques are replacing previous-generation technology, offering enhancements like better streaming capability, higher compression for a given quality, and lower latency. JPEG2000 is also gaining momentum in storage and digital cinema. Even as these new compression solutions are deployed, standards committees continue to enhance H.264 and JPEG2000 standards.

In the last 10 years, the digital television broadcast industry has been well served by the MPEG-2 standard for standard-definition television (SDTV). H.264-AVC (MPEG4-Part 10) and the Microsoft version, VC1, will eventually replace MPEG-2 as a video-encoding method for both SDTV and HDTV. Broadcast equipment manufacturers must provide various encoding standards in order to satisfy current and future needs. In addition to the various core video CODEC standards, there are also different types of video pre- and postprocessing algorithms used to enhance the overall picture quality for the consumer.

With expanding resolutions and evolving compression, there is a need for high performance while keeping architectures flexible to allow for quick upgradeability. In addition, as a technology matures and its volumes increase, there will be a desire to reduce costs. By providing solutions for these needs, programmable logic devices (PLDs) play an important role for the emerging digital video broadcast infrastructure.



Access the entire application note on the Altera Corp. website.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: Altera, FPGAs, field programmable gate arrays, video processing,
200/22337 4/6/2007 4945 382


Designer's Mall
0.234375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.200  0.3125