SOCcentral: FIFOs Using Virtex-II Shift Registers (Xilinx, Inc. 2960)

Category: Tutorials, White Papers, App Notes, etc.: Application Notes:

Wednesday, June 19, 2013

FIFOs Using Virtex-II Shift Registers

Company: Xilinx, Inc.

Printer friendly

E-Mail Item URL

The shift registers available in Virtex-II devices are ideal when building synchronous FIFOs. By using the flexibility of the shift register LUT primitive (SRL16), FIFOs can be built with any width while producing a 1-bit resolution. With cascaded SRL16 shift registers (SRLC16), a flexible depth in multiples of 16 is available.

Access the entire application note on the Xilinx, Inc. website.

Read more about
Xilinx, Inc.
on SOCcentral.com

Keywords: Xilinx, FIFOs Using Virtex-II Shift Registers (XAPP256)

200/2960 6/6/2003 1396 307

Designer's Mall

$4th Of July countdown banner$

0.25

Search for:
Site Current Category
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction

David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog