| Quantization |
| Source: Xilinx, Inc. |
This application note describes a reference design to do a quantization and inverse quantization of MPEG-2 video signals. After a brief introduction, the process of using JPEG and MPEG-2 standards for quantizing matrices is developed. Finally, implemen ... read more |
| RocketIO Transceiver Bit-Error Rate Tester |
| Source: Xilinx, Inc. |
This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between two RocketIO multi-gigabit transceivers (MGT) embedded in a single V ... read more |
| Satisfying the Demand for Rapid Feature Enhancement in Consumer Display Products |
| Source: Altera Corp. |
Developers of consumer display products (i.e., high-definition televisions (HDTVs), monitors, and projectors) face a daunting design challenge. The application-specific standard products (ASSPs) that have been used in these products historically are bu ... read more |
| Self Addressing FIFO |
| Source: Xilinx, Inc. |
The block memories in the Virtex-II architecture are capable of supporting data bus widths of up to 36-bits. A self-addressing FIFO reference design uses these block memories to store both data and address information in a single memory location. This ... read more |
| Simultaneous Switching Noise and Signal Integrity |
| Source: Actel Corp. |
| Ground bounce and VCC bounce have always been present in digital circuits. However, they were not noticeable because of slow edge rates and low pin count. Any designer working with high edge rate devices must be aware of these noise issues and ... read more |
| SMBus Controller |
| Source: Xilinx, Inc. |
This application note details the VHDL implementation of a system Management Bus (SMBus) controller in a Xilinx CoolRunner CPLD. The SMBus is a derivative of the I2C bus and is a serial, two-wire interface used in many rechargeable (secondary) battery ... read more |
| SONET and OTN Scramblers/Descramblers |
| Source: Xilinx, Inc. |
This application note examines the design of scramblers for use with Synchronous Optical NETworks (SONET) and Optical Transport Network (OTN) designs using the Virtex series of FPGAs. The scrambler function for Synchronous Digital Hierarchy (SDH) is th ... read more |
| SONET Rate Conversion in Virtex-II Pro Devices |
| Source: Xilinx, Inc. |
This application note targets Virtex-II Pro designs where there is a requirement to directly use the Rocket I/O transceivers in 16-bit mode. Use this reference design when 8b/10b data encoding is not required and the output frequency needs to be 16 tim ... read more |
| Surface Mount Requirements for Land Grid Array (LGA) Packages |
| Source: Amkor Technology, Inc. |
|
... read more |
| Synchronous Dividers in Actel FPGAs |
| Source: Actel Corp. |
| Synchronous dividers are useful in numerous applications, such as prescalers, timing generators, and multi-phase clocks. Although ripple dividers use less logic, glitches and potential race conditions make them hazardous in all but the
simplest applicati ... read more |
|
