Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Tuesday, May 21, 2013
Secure Implementations of Content Protection (DRM) Schemes  
Company: Discretix Technologies, Ltd.
 Printer friendly
 E-Mail Item URL

Today’s connected devices, including web TVs and hybrid STBs, embody a new era in consumer electronics, allowing unparalleled access to content and unlimited options to consumers. In this new age of over-the-top TV (OTT-TV), device manufacturers and service providers require robust content protection schemes that are approved by studios, yet are flexible enough to support multiple business models and new use cases.

Companies such as Netflix are driving requirements for highly secure DRM implementations on mobile platforms. Recently, Netflix wrote a blog entry explaining that they cannot support Android-based platforms at this time because of insufficient security mechanisms for these platforms.

The need for secure DRM implementations is real, and it is happening now. Secure and robust DRM implementation, as defined by content owners, is mandatory in order to enable premium content licensing by the service provider. Such robust implementation requires an in-depth understanding of the security vulnerabilities of today’s connected devices. This white paper explains what is required to build a secure DRM solution. The first part of the white paper develops a DRM threat model. The second part presents some approaches to a secure DRM solution and describes the Discretix secure DRM solution.

Access the entire document on the Discretix Technologies, Ltd. website.

E-mail Discretix Technologies, Ltd. for more information.

Read more about
Discretix Technologies, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, embedded systems, embedded system design, IP, intellectual property, cores, digital rights management, DRM, content secutiry, Discretix Technologies,
205/33378 3/11/2011 1720 103
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.28125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.328125