Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Wednesday, May 22, 2013
Best Practices for Motherboard/ Embedded System Design  
Company: DfR Solutions
 Printer friendly
 E-Mail Item URL

Turning an idea into a functional circuit board is a complex and time-consuming process that can prove to be error-prone. The procedure of creating the schematics includes both the circuit design and the component selection. This is a lengthy process in itself. Then the board has to be laid out in CAD. Once this is done the board design is sent out to board manufacturers who will take additional time to build the boards and then deliver them to the designer. After all these steps are complete, the testing can finally begin. During the test phase, issues are discovered requiring hardware or software changes. The complexity of the schematic design and the process itself increases the potential for these bugs.

Given that schematic design is complicated and mistakes are costly, the more systematic the design and test process the more reliably products will be delivered to schedule. This paper highlights three key practices: circuit reuse, design reviews and thorough testing that will develop a robust design and validation plan and will minimize schematic issues to insure a faster product delivery.

Access the entire document on the DfR Solutions website.

E-mail DfR Solutions for more information.

Read more about
DfR Solutions
on SOCcentral.com


Keywords: embedded system design, embedded systems, PCB design, DfR Solutions
205/36268 11/28/2011 676 67
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.2338867



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.3129883