Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 (550 Entries)
High-Speed Serial Interconnect Design
Source: Ansoft Corp.

Engineers designing servers, storage devices, multimedia PCs, entertainment systems, and telecom systems have driven an industry trend to replace legacy shared parallel buses with high-speed point-to-point serial buses. Standard interfaces like XAUI, X ... read more

Home Networking Middleware
Source: Xilinx, Inc.

This white paper presents an overview of how home networking middleware supports the seamless convergence of broadcast and home network applications. The fusion between both of these technologies facilitates the deployment of a range of new entertainme ... read more

Home Networking Using "New Wires" — IEEE 1394, USB, and Fast Ethernet Technologies
Source: Xilinx, Inc.

The computer industry has been promising users the ability to easily connect electronics devices such as digital TVs, cameras, cable set-top boxes, and stereo equipment to each other and to PCs for many years. USB and IEEE 1394 interconnection technolo ... read more

Home Networking Using "No New Wires" Phoneline and Powerline Interconnection Technologies
Source: Xilinx, Inc.

Until recently, home networks depended on special cables (typically requiring professional installation) to link PCs, audio/video (A/V) equipment, and peripheral devices together, which could be expensive and problematic if the hardware components were ... read more

How a Complete IP Solution Speeds Time-to-Market and Reduces Risk for 10-Gigabit Ethernet Applications
Source: Synopsys, Inc.

This paper discusses the merits of IP for the growing 10G Ethernet market and introduces Synopsys' complete DesignWare® 10G Ethernet IP solution in the context of the technology and the target applications. It mentions the market growth trends and high ... read more

How It Works: UWB, WPAN and WiMedia Radio Space
Source: WiMedia Alliance, Inc.

Ultra-wideband technology is the foundation on which the WiMedia Alliance has built an ecosystem which promotes multimedia connectivity within the personal networking space. Selected by the Wireless USB Promoters Group and the Bluetooth SIG, the WiMedi ... read more

How Power Consumption and Cost Impact Moore's Law and More-than-Moore Roadmaps
Source: Global Semiconductor Alliance (GSA)

The semiconductor industry has been doggedly shrinking process technologies for over 30 years. The economic enticement for this behavior is waning, however, as we reach 20nm and the end of both conventional lithography and the conventional planar, bulk ... read more

How System-Level Trade-Offs Drive Data Converter Decisions
Source: Synopsys, Inc.

For both analog-to–digital converters (ADC) and digital-to-analog converters (DAC), system-level specifications have a strong influence on several aspects of the converter’s design, including conversion rate, resolution, power dissipation and silicon a ... read more

How to Avoid the Traps and Pitfalls of SOC Design
Source: Tensilica, Inc.

The history of IC design is full of massive tectonic shifts. They've been occurring every 12 years or so since semiconductors arrived on the scene half a century ago. SOCs are ICs, so they're not immune to these shifts. It's been a little over 12 years ... read more

How to Increase ASICs and SOC Computational Performance with Long-Word Processors
Source: Tensilica, Inc.

VLIW processors execute multiple independent instructions each clock cycle and provide a tremendous performance boost per clock cycle without incurring the exponential power-consumption increase caused by clock-rate increases. However, VLIW architectur ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  1.046875