Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Saturday, May 18, 2013
Doulos, Ltd.  
Address: Church Hatch, 22 Market Place
              Ringwood, Hampshire BH24 1AW UNITED KINGDOM
Phone: 44 0 1425 471223
Email: info@doulos.com
Website: www.doulos.com


Doulos, Ltd. is a leader in providing independent know-how in leading edge methodologies for SoC, FPGA/CPLD and ASIC design. The company's in-house expertise supports training and project services in VHDL, Verilog, SystemC, Handel-C, Perl, Tcl/Tk, e and design verification.

The company's "KnowHow" knowledge base is a free technical resource where you'll find tutorials, models, guidelines, tips and FAQ's. Soon to include SystemC, Perl and Tcl/Tk material.

Tutorials, White Papers, etc.

Designer's Guide to Verilog

Designer's Guide to VHDL

SystemC Tutorial

VHDL PaceMaker Interactive Tutorial

Webcasts

Synthesis-Friendly SystemVerilog

11/2/2012

10 Things about OVM for SystemVerilog

6/1/2012

Introducing VMM 1.2 for SystemVerilog

6/1/2012

Introduction to UVM - The Universal Verification Methodology for SystemVerilog

6/1/2012

Observation in VMM and OVM for SystemVerilog

6/1/2012

RTL vs TLM and AT vs LT in SystemC TLM-2.0

6/1/2012

SystemC versus SystemVerilog

6/1/2012

TLM in OVM for SystemVerilog

6/1/2012

TLM-2 0 Protocol Checker for SystemC

6/1/2012

Using OVM within SystemC for Verification

6/1/2012

VHDL versus SystemVerilog

6/1/2012

What is TLM-2.0?

6/1/2012


Go directly to Doulos, Ltd. for more company and product information.

Keywords: Doulos, training, VHDL, SystemC , Verilog, SystemVerilog, e, PSL, Perl, Tcl/Tk,
206/1093 2/22/2003 1851 376
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.265625



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.328125