SOCcentral: EdXact (11960)

Category: Vendors, Organizations & Universities: Vendors:

Sunday, May 19, 2013

EdXact

Address: Parc Work Center - Bat. A Route des Bois
Voiron 38500 FRANCE
Phone: 33 4 7666 8980
Email: info@edxact.com
Website: www.edxact.com/

Edxact was founded in March 2004 by three former employees of Cadence Design Systems with 4 to 12 years experience in physical verification and signal integrity analysis and 10 to 20 years experience in computer science. The company's flagship products are the JIVARO-A (for analog and RF circuits) and JIVARO-D (for digital and mixed-signal circuits) netlist reduction tools.

SOCcentral Feature Articles
Parasitics Move Model Order Reduction into Electronic Design Automation	1/3/2008
Articles Online
How Do You Qualify Netlist Reduction and Circuit Extraction?	1/4/2010

News
EdXact Demonstrates New Belledonne LPE Flow Qualification Tool	6/4/2012
EdXact Releases Version 5.3 of Jivaro Reduction Platform	5/24/2012
EdXact Demonstrates New Parasitics Analysis Solution	3/12/2012
TSMC Selects EdXact Jivaro for 28-nm AMS Reference Flow	6/17/2010
EdXact to Enhance Interactive Debugging Capabilities, Hierarchical File Handling and Improved Selectivity Features IN Its Post-Layout Analysis Tools	5/20/2010
MediaTek Deploys EdXact’s Jivaro Technology for Analog Circuits	1/25/2010
EdXact and Altos Partner to Improve IP Characterization Throughput	7/16/2009
edXact Releases Electromigration-Aware Version of Jivaro and Production-Proven Version of Comanche	7/15/2009
edXact Contributes to CILOE Cluster Dedicated to HPC and SaaS	1/26/2009
Agilent Technologies' Parasitic Reduction Tool Enhances RFIC Simulation Speed, Capacity	11/5/2008
EdXact Joins Synopsys in-Sync Interoperability Program	7/18/2008
EdXact Delivers Enhanced Versions of Jivaro and Comanche at DAC	5/29/2008
e2v Adopts EdXact's Jivaro Tools	11/6/2007
EdXact Delivers Version 4.0 of Jivaro Technology at DAC	5/28/2007
EdXact Jjoins Cadence’s Connections Program	4/2/2007
EdXact Unveils Comanche Parasitic Evaluation Tool	7/24/2006
EdXact’s Jivaro Tools Qualified by STMicroelectronics for Post Layout Simulation Flow	7/24/2006
French Startup EdXact to Introduce Jivaro Twins	5/25/2005

Go directly to EdXact for more company and product information.

Keywords: EdXact, EDA, Parasitic Extraction,

206/11960 3/2/2005 1410 396

Rate this vendor's website (anonymous postings will be deleted)

Designer's Mall

0.5625

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship

Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog