Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Saturday, May 25, 2013
XtremeData, Inc.  
Address: 999 Plaza Drive, Suite 310
              Schaumburg, IL 60173 USA
Phone: 847-258-7925
Website: www.xtremedatainc.com/


XtremeData's XD1000 development system is a complete platform on which to explore the benefits of FPGA coprocessing within an x86 COTS computing environment. The development system ships with a full complement of hardware, software, and FPGA IP so that users can immediately begin developing their FPGA-accelerated applications.

Articles Online

X Marks the Spot...the Intersection of Eco- and Financially-Friendly Computing

11/12/2008

News

Altera's Stratix IV FPGAs to Power XtremeData's dbX Analytics Appliance

12/2/2009

XtremeData Begins Shipping 1066-MHz Altera Stratix III FPGA-Based Intel FSB Module

6/19/2008

Altera Announces FPGA-Based Accelerator Support for Intel Front Side Bus

4/17/2007

XtremeData Announces Upcoming FPGA-Supercomputing Support for Mitrion Virtual Processor and Mitrion Development Platform

11/13/2006

Altera Launches High-Performance Computing University Program with AMD, Sun and XtremeData

8/21/2006

XtremeData Picks Altera's Stratix II FPGAs to Deliver Processor Acceleration for AMD Opteron Processor-Based Systems

6/6/2006


Go directly to XtremeData, Inc. for more company and product information.

Keywords: XtremeData, software development tools,
206/19272 6/5/2006 1672 342
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5161133



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.5939941