Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Saturday, May 25, 2013
CLK Design Automation, Inc.  
Address: 295 Foster Street, Suite 102
              Littleton, MA 01460 USA
Phone: 978-486-1056
Email: info@clkda.com
Website: www.clkda.com/index.html


CLK Design Automation's Amber Analyzer removes the barriers to achieving design closure in three ways: threaded processing, incremental analysis, and advanced functionality for its complete range of analysis options (timing, signal integrity, statistical timing, leakage and statistical leakage).

The strength of the Amber solution is that it scales with both computing platform and semiconductor requirements so engineers can handle big designs efficiently, implement changes incrementally, and debug problems interactively. For large analyses, the Amber Analyzer leverages the power of threaded computing (multi-core, multi-CPU) to deliver the raw performance required for today’s largest circuits. For small changes, it utilizes incremental technology to provide immediate feedback to the engineer without any compromise in accuracy. The base delay analysis is within 1% of other timing analysis tools, while the signal integrity analysis is within three percent of Spice.

Articles Online

Applications and Use of Stage-Based OCV

5/21/2012

News

CLK Design Automation Announces Breakthrough Acceleration for AOCV Table Generation

9/21/2010

CLK Design Automation Delivers Next-Generation Statistical Timing Analysis for TSMC Reference Flow 9.0

6/6/2008

CLK Design Automation Expands Amber Family with Highly Accuracy Transistor-Level SSTA Solution

6/5/2008

CLK Design Automation Links Verific Hardware Component Software to New Amber Timing Analysis Solution

6/6/2007

CLK Design Automation Boosts Timing Analysis Performance 10-100X with Amber Analyzer

5/21/2007


Go directly to CLK Design Automation, Inc. for more company and product information.

Keywords: CLK Design Automation, EDA, Synthesis (RTL), Asynchronous Design, Library Development, Signal Integrity Analysis,
206/22782 5/21/2007 1399 266
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5161133



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.5927734