Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Wednesday, May 22, 2013
eInfochips, Ltd.  
Address: 11 Chandra Colony,
              Ellisbridge, Ahmedabad 380 006 INDIA
Phone: 91-79-656 3705
Email: info@einfochips.com
Website: www.einfochips.com


eInfochips provides clients with design, verification and EDA help in building next generation system-on-chip ASICs and custom ICs. eInfochips has a dedicated team of 75+ ASIC and IP design engineers with years of experience at designing and verifying complex ASICs, IP/Cores, system-on-chip and custom ICs. The engineering teams in India as well as in USA have tremendous exposure to EDA tools and Verilog based methodologies covering the entire design and verification spectrum.

SOCcentral Feature Articles

Design and Verification Techniques for Clock Gating

5/21/2009

Elements of Verification

3/25/2005

Articles Online

System Test Using JTAG

4/15/2013

Analog Mixed-Signal Verification Methodology (AMSVM)

1/31/2012

Hardware Co-Verification Using VMM HAL-SCEMI

3/10/2011

A Monitor-Based Approach to Verification

6/2/2010

Guidelines for Complex SOC Verification

2/15/2010

Using An FPGA to Tame the Power Beast In Consumer Handheld MPUs

1/13/2010

FPGA Verification in Embedded Video-Processing Systems

7/9/2009

HDL Design Methods for Low-Power Implementation

5/28/2009

Migrating From SPI 4.2 To SPI 5 IP Core: Architectural Changes and Reusability

2/9/2009

Cluster-Based Approach Eases Clock Tree Synthesis

11/14/2005

Simulation Mismatches Can Foul Up Test-Pattern Verification

8/4/2005

Getting an Algorithm Ready for Reuse

11/8/2004

Inside a Hybrid Verification Model

10/4/2004

News

eInfochips Strengthens Partnership with TI by Joining the Elite Design House Network

6/20/2011

eInfochips Acquires nGIN Technologies, Strengthening Networking Services Portfolio

12/10/2009

eInfochips Announces VMM-Enabled MIPI CSI-2, DSI & HSI and SDIO Verification IP

7/1/2009

eInfochips Announces DDR2 SDRAM SystemVerilog and VMM based Memory Model Generator Tool

6/4/2009

eInfochips Announces Availability of Two Reference Designs Featuring Marvell Sheeva CPU Technology

3/30/2009

eInfochips Launches H.264 AVC and H.264 SVC High-Definition Codecs for TI Digital Media Processors

3/30/2009

eInfochips Announces MIPI SystemVerilog Verification IP

8/6/2008

eInfochips Announces SPI4.2 and CCIR656 Stream Generator Design IP

7/21/2008

eInfochips announces AVM 3.0 and OVM Compliant SystemVerilog AMBA AHB Verification IP

6/17/2008

eInfochips Opens 4th Design Center in Ahmedabad

2/12/2007

eInfochips Supports Mentor Graphics' Questa Vanguard Program for AMBA AHB SystemVerilog Verification Component

12/18/2006

eInfochips Introduces Rapid Prototyping Board for TI DaVinci Technology

11/28/2006

eInfochips Becomes Authorized Tensilica Processor Design Center

9/19/2006

Infochips Launches Comprehensive Suite of ARM Technology-Based IP and Services

5/23/2006

eInfochips Expands Expertise to System Validation and Reference Designs

2/22/2006

eInfochips Adopts DaVinci Technology from TI for Streaming Media Applications

1/10/2006

eInfochips Offers SystemVerilog Migration Services from Legacy Verification Environments

1/10/2006

eInfochips Strengthens RTL-to-GDSII Design Service Capabilities, Adopts Magma IC Implementation Flow

11/21/2005

eInfochips Partners with PolyVision to Design Innovative Visual Communication Tool

10/18/2005

eInfochips to Tap into DSP Growth Strengthens Texas Instruments Collaboration

7/8/2005

ChipMaestro Extends SoC Design and Verification Expertise to Computer Peripherals and Communications Markets

5/25/2005

NetEffect Selects eInfochips as a Design Services Partner for Next Generation Ethernet Solution

4/4/2005

eInfochips Expands Verification IP Portfolio with Ultra-Wide-Band and Serial Attached SCSI Verification Components

1/31/2005

eInfochips Introduces Low Cost Development Platform for TI's DM64x based Multimedia Applications

1/10/2005

eInfochips Offers VeriSuite Comprehensive Verification Services Package and IP Library

11/22/2004

eInfochips Announces DSP-Karma Software and Hardware Services

10/4/2004

eInfochips Announces High Performance KVM/IP Under $100

7/26/2004

eInfochips Launches DSP-Based ATM SAR for Wireless Infrastructure Applications

1/28/2004

eInfochips Releases OCP2.0 eVC for Verification of OCP Compliant Devices

1/19/2004

eInfochips Selects Cadence Incisive Verification Platform

1/13/2004


Go directly to eInfochips, Ltd. for more company and product information.

Keywords: eInfochips, design services, IP,
206/322 1/26/2003 3343 1043
Website Ratings
  Subject: rating
  anirudddh    raolaniruddh@gmail.com5/26/2009 
 
  My rating:
  Subject: Update our listing
  Eklovya Sharma    eInfochips eklovya.sharma@einfochips.com2/22/2006 
  Hi, Can you please let me know how can I update my company's listing. I did like to upgrade the logo and contact number. Thanks Eklovya
  My rating:
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.53125



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.59375