Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Wednesday, June 19, 2013
Chip Estimate Corp.  
Address: 10050 North Wolfe Road, Suite SW1-266
              San Jose, CA 95117 USA
Phone: 408-255-0444
Email: info@chipestimate.com
Website: www.chipestimate.com


Chip Estimate, formerly called Giga Scale IC, has developed the industry's first chip estimation tool, InCyte, which estimates key IC specifications including die size, power, leakage, yield, and cost, all to within 5-10% of silicon. Users can download a free copy of InCyte at www.ChipEstimate.com.

Articles Online

AMBA 5 CHI-based Interconnects Enable Green Datacenter, but Implementers Face Verification and Performance Analysis Challenges

6/11/2013

1T-OTP: The Ideal NVM Solution for the Growing Mobile Device Market

6/4/2013

Leveraging PCIe SSD Performance with a Full Hardware NVMe

5/21/2013

Customizing SRAM Content to Obtain Truly Differentiated Products

5/14/2013

The Use of FinFETs in IP Design

4/23/2013

Complex Standards Demand New Approaches to IP Quality

4/16/2013

SSM Policy-Driven System Management Updates SOC Architecture to Meet Today's Operation Complexities

4/9/2013

Extreme Code Density: Energy Savings and Methods

4/2/2013

The Challenges of Using Open-Market IP in ASIC Designs

3/19/2013

The Coming Impact of Mobile PCI Express (M-PCIe) on SOCs and Devices

3/12/2013

Extreme Code Density: Energy Savings and Methods

1/29/2013

Understanding SATA FIS-Based Switching

1/22/2013

Why USB 3.0 Will Drive SOC Verification in 2013

1/15/2013

Clocking Requirements and Recommendations for High-Performance Data Converters

1/1/2013

Customizing SRAM Content to Obtain Truly Differentiated Products

12/25/2012

Smashing Through the Mobile Device Memory Bottleneck

12/11/2012

High-Performance Logic Libraries for Core Hardening

12/4/2012

Selecting Embedded SRAM to Meet LowiVoltage Requirements

11/20/2012

SSM Policy Driven System Management Updates SoC Architecture to Meet today's Operation Complexities

11/6/2012

M-PHY Benefits and Challenges

10/9/2012

Multicore ARM SOCs Face Cache Coherency Dilemma

10/2/2012

Addressing Memory Performance for 100G Ethernet Networking

9/18/2012

Designing a NVMe-Compliant PCIe SSD

9/4/2012

6 Reasons You Should Customize Your DSP Cores

9/1/2012

How Flash and DRAM Growth Trends are Reshaping the Memory Industry

8/7/2012

25-28Gbps SerDes Design and Implementation Challenges

10/4/2011

Versatile OTP Can Replace Several Memories

7/15/2009

Reducing Power in High-Performance Designs

10/7/2008

It’s All about Dollars and Cents

5/1/2005

News

ChipEstimate.com Launches First Third-Party IP Portal Localized for Japanese Design Community

5/19/2011

ChipEstimate Eases Verification with New VIP Portal

3/16/2011

Meet Leading IP Suppliers at DAC During ChipEstimate.com IP Talks!

6/2/2010

VeriSilicon Delivers Chip Designs on Time and at Lower Cost with Cadence InCyte Chip Estimator

7/31/2009

Sonics Joins ChipEstimate.com

2/19/2009

ChipEstimate Announces New IP Partners

12/9/2008

Cadence Acquires Chip Estimate

3/12/2008

Chip Estimate Welcomes Three New IP Partners

1/30/2008

Synopsys Joins Chip Estimate's Prime IP Partner Program

12/12/2007

Impinj Joins Chip Estimate's Prime IP Partner Program

10/17/2007

Chip Estimate Launches IP Concierge Service

10/16/2007

Tensilica Joins Chip Estimate's Prime IP Partner Program

9/17/2007

FSA and Chip Estimate Collaborate

9/13/2007

Chip Estimate Collaborates with IBM and Chartered to Deliver IP Search and Chip Planning

9/10/2007

Sidense Joins Chip Estimate's Prime IP Partner Program

6/27/2007

SafeNet Joins Chip Estimate's Prime IP Partner Program

5/22/2007

CebaTech Joins Chip Estimate's Prime IP Partner Program

5/7/2007

Pre-RTL Performance Analysis Delivered by New Technology from Chip Estimate

5/4/2007

Kilopass Joins Chip Estimate's Prime IP Partner Program

5/1/2007

Chip Estimate Launches IP Connections Newsletter

4/27/2007

Chip Estimate Announces Prime IP Partner Program

2/6/2007

Chip Estimate Announces $3.5 Million in Financing

10/4/2006

Chip Estimate Introduces Chip Planning Cockpit

9/27/2006

Giga Scale IC Changes Name to Chip Estimate Corp.

5/23/2006

AMI Semiconductor Adopts InCyte Chip Estimation System

4/25/2006

Giga Scale IC Introduces IC Economic Analysis Engine

6/6/2005

Accent Selects Giga Scale IC's InCyte for Early Chip Estimation

5/4/2005

DongbuAnam Semiconductor Selects InCyte for Early Silicon Estimation and Exploration

5/3/2005

Giga Scale IC Launches ChipEstimate.com, Offering Designers Free Chip Estimation Tool

2/7/2005

Giga Scale IC Completes Integration of VCX Software with InCyte

7/8/2004

Giga Scale IC Takes Wraps Off InCyte Product Family

4/26/2004

Design Services Provider Accent Selects Giga Scale IC's Time Architect

1/26/2004


Go directly to Chip Estimate Corp. for more company and product information.

Keywords: Chip Estimate, Giga Scale IC, EDA, RTL design and entry,
206/3485 9/29/2003 3001 773
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.609375



 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.703125