Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Saturday, May 25, 2013
XJTAG  
Address: 7 Dirac House, St John's Centre, Cowley Road
              Cambridge CB4 0WS UNITED KINGDOM
Phone: 44 (0)1223 223007
Email: enquiries@xjtag.com
Website: www.xjtag.com


The XJTAG development system consists of a suite of software products and XJLink (a USB-JTAG connector) that enable users to test and program electronic circuits. It has been designed to unlock the potential of JTAG.

News

XJTAG Introduces Network Licensing

5/15/2012

XJTAG Releases Second-Generation PXI Boundary Scan Solution

4/17/2012

XJTAG Launches Multiport JTAG Testing Solution

3/14/2012

XJTAG and Pico Technology Announce Integrated JTAG Boundary Scan Oscilloscope Test Solution

2/27/2012

XJTAG Releases v2.6 Boundary Scan Software

11/30/2011

XJTAG Releases BGA Testing App for Oscilloscopes

9/28/2011

XJTAG Now Available with a Free Layout Viewer

3/15/2011

XJTAG Supports Micron Phase Change Memory with JTAG Test Tools

7/20/2010

Imagination Technologies Adopts XJTAG to Speed Development of SOC Designs

3/4/2010

XJTAG Unveils XTR Second-Generation Boundary Scan System

1/8/2010

Wavecom Accelerates Wireless Development with XJTAG

4/2/2009

XJTAG Unveils XJFlash to Speed Boundary Scan Flash Memory Programming

3/20/2009

XJTAG Targets Japanese Market Through Distribution Agreement with Fuji Setsubi

1/19/2009

XJTAG Launches New Chain Debugger

11/11/2008

SMS Electronics Triples XJTAG Licenses to Meet Upsurge in Demand

10/24/2008

CRFS Selects XJTAG Boundary Scan to Speed Development of RFeye Spectrum Monitoring System

8/29/2008

XJTAG Appoints Parallel Systems as UK Distributor to Target EDA Channel

7/3/2008

XJTAG Targets LabVIEW Users with PXI Boundary Scan Module

5/28/2008

TVonics Solutions Selects XJTAG Boundary Scan to Speed Debug, Test and Programming of Digital TV Recorders

3/28/2008

Curtiss-Wright Selects XJTAG System to Improve Debug and Test of Radar, Video and Graphics Products

3/10/2008

XJTAG v2.0 Boundary Scan System Sets New Standard for PCB Debug and Test

10/31/2007

Westinghouse Rail Systems Selects XJTAG Boundary Scan System to Verify Prototype Integrity

10/2/2007

ARM Selects XJTAG for RealView Development Tools Debug and Test

9/5/2007

XJTAG Adds Support For Xilinx Virtex-5 FPGA System Monitor

5/15/2007

XJTAG Professional Development System Unveiled

11/15/2006

Prism Electronics Selects XJTAG to Speed Debug and Test of Complex BGA-populated Circuits

10/27/2006

XJTAG Offers Contract Manufacturers Free XJRunner

9/28/2006

Solarflare Selects XJTAG Boundary Scan to Debug and Test Ethernet Network Cards

7/12/2006

XJTAG Improves PCB Test Coverage and Fault Diagnosis with New XJIO Expansion Board

5/13/2006

Contract Manufacturer Barric Partners with XJTAG for Boundary Scan Solution

12/16/2005

New XJTAG Chain Debugger Cuts Circuit Debug and Test Times

11/21/2005

DiagnoSYS to Integrate XJTAG Boundary Scan into PinPoint II Test System

7/14/2004

Celoxica Announces Global Distribution Agreement with XJTAG

2/16/2004


Go directly to XJTAG for more company and product information.

Keywords: XJTAG, EDA, embedded,
206/4332 2/16/2004 1686 327
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.46875



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.53125