Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Friday, May 24, 2013
Azuro, Inc.  
Address: 5201 Great America Parkway, Suite 432
              Santa Clara, CA 95054 USA
Phone: 408-970-8200
Email: info@azuro.com
Website: www.azuro.com/


Azuro is a provider of innovative EDA software solutions that significantly reduce the power consumption of digital semiconductor chips. Azuro’s flagship product, PowerCentric, offers a revolutionary low power clock implementation technology. It brings together patent-pending approaches to clock tree synthesis, clock gate logic synthesis, and vectorless dynamic power analysis. PowerCentric reliably delivers upwards of a 20% reduction in total digital logic power over currently available low power design flows.

Articles Online

Using Statistical Activity for Power Estimation

7/24/2006

Tutorials, White Papers, etc.

Clock Concurrent Optimization

News

Cadence Acquires Azuro

7/12/2011

Azuro CTS Adopted by SiBEAM for Complex Multi-Mode SOC Design

1/20/2011

TSMC Adopts Azuro's Rubix for Embedded CPU Hardening

7/9/2010

New Release of Azuro Rubix Delivers 15% Increase In Clock Frequency and Full Support for CPF 1.1

6/14/2010

New Release of Azuro's PowerCentric Delivers 15% Reductions In Clock Insertion Delays and Full Support for CPF 1.1

6/14/2010

Azuro’s Low-Power CTS Tool Included in TSMC’s Second Integrated Sign-off Flow Release

4/14/2010

Sondrel Adopts Azuro Clock Tree Synthesis Solution to Deliver Lowest Power

3/30/2010

Azuro Joins Cadence Connections Program

3/4/2010

Azuro's PowerCentric Delivers Reduced Power, Faster Runtimes, UPF 2.0 Support, and Rapid CTS Prototyping

7/29/2009

TSMC Includes Azuro Vectorless Power Analysis and Multi-Corner CTS in Reference Flow 10.0

7/23/2009

Azuro's Clock Tree Synthesis Solution Used by STMicroelectronics to Tape Out Set-Top Box Design

7/22/2009

TSMC Selects Azuro's Low Power CTS Tool for Integrated Sign-Off Flow

6/11/2009

Azuro's Rubix Achieves First Tapeout

5/22/2009

Azuro's Low Power CTS Tool Included in TSMC's Integrated Sign-Off Flow

4/29/2009

Newport Media Adopts Azuro’s Clock Tree Solution

3/24/2009

Azuro Launches Rubix Clock Concurrent Optimization Tool

2/26/2009

TSMC's Reference Flow 9.0 Includes Azuro Clock Tree Synthesis

6/6/2008

Azuro's PowerCentric Demonstrates Over 20% Power Reduction for Ikanos Communications

2/27/2008

Azuro’s PowerCentric Adopted by NVIDIA

5/31/2007

Toshiba Adopts Azuro's PowerCentric Clock Tree Synthesis and Optimization Solution

5/31/2007

Azuro's PowerCentric Reduces Power Consumption for ARC Configurable Subsystems and Cores by More Than 20%

7/19/2006

Azuro's PowerCentric Reduces Power on CSR Designs

7/13/2006

Azuro Enables PowerCentric for 65nm

7/5/2006

Azuro Expands into Japanese Consumer Market

1/25/2006

Azuro Secures $9M in Second Round Funding

1/5/2006

Azuro Unveils Low Power Clock Implementation Solution

5/16/2005


Go directly to Azuro, Inc. for more company and product information.

Keywords: Azuro, EDA, Power Analysis & Optimization (RTL),
206/5422 4/10/2004 3173 602
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5302734



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.578125