Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Sunday, May 19, 2013
Virage Logic Corp.  
Address: 47100 Bayside Pkwy
              Fremont, CA 94538 USA
Phone: 510-360-8000
Email: info@viragelogic.com
Website: www.viragelogic.com


Virage Logic delivers highly optimized IP platforms consisting of embedded memory, differentiated logic, and I/O components that are tailored to meet the requirements of the various market segments served by the company. Rather than manufacture SoCs, Virage Logic licenses its intellectual property to ASIC/SoC designers, fabless semiconductor companies, and semiconductor companies.

SOCcentral Feature Articles

Comparing an IP-Centric DDR Solution with a System-Centric DDR Solution for Improved System Performance

9/8/2008

Articles Online

Selecting the Right Nonvolatile Memory IP: Applications and Alternatives

5/24/2010

Implementing an All-Digital PHY and Delay-Locked Loop for High-Speed DDR2/3 Memory Interfaces

10/15/2009

Should Dual-Rail Go Mainstream in Deep Nanometer Era?

6/29/2009

Infrastructure IPs Build ICs Out Well

10/4/2004

Low-Power SRAMs Improve System Picture

1/22/2004

Pressure is on Third-party Memory IP

4/28/2003

Next generation SoCs: Optimized IP Platforms

1/13/2003

Webcasts

How to Achieve Dramatic Area Savings and Power Reduction with Next Generation Embedded Non-Volatile Memory

2/27/2007

Accelerating Silicon Success with MIPS Technologies Core-Optimized Kits

11/16/2006

Advanced Design Methodology for Low Power Applications: An Integrated RTL-to-GDSII Approach

5/24/2006

News

STARC, Calypto and Virage Logic Break New Ground With Industry's Lowest Power Design Flow

8/25/2010

Virage Logic Expands IP Portfolio with Silicon-Proven SiANA Analog IP Offering

7/28/2010

Virage Logic Unveils Integra SOC Infrastructure Solutions

7/28/2010

Virage Logic's New ARC Sound AS221BD Dual-Core Processor Targets Blu-ray Audio

7/28/2010

RDC Semiconductor Selects Virage Logic's Intelli DDR3 PHY for Next-Generation SOC

7/22/2010

SMIC and Virage Logic Extend Partnership to 40-nm LL Process Technology

7/22/2010

Virage Logic Broadens IP Offerings with New Portfolio of Production-Proven Processor Peripheral Cores

6/30/2010

Virage Logic Releases Major Update of the Open Source GNU and Linux Toolchains for Its ARC Processor Cores

6/24/2010

Magma and Virage Logic Deliver Reference Flow for GlobalFoundries 65-nm Low-Power Process

6/17/2010

Virage Logic Introduces New Sonic Focus PC Audio-Enrichment IP

6/3/2010

Richtek Licenses Virage Logic's AEON MTP Family of NVM IP for Advanced Analog and Power-Management Products

5/26/2010

Virage Logic Expands Suite of Certified, Fully Optimized Audio Codecs, Underscoring Investment In ARC Processors

5/26/2010

SMIC and Virage Logic Expand Partnership to Offer Virage Logic's IP on SMIC's 65-nm LL Process

5/24/2010

Virage Logic Qualifies Million-Cycle CMOS-Based MTP NVM IP

4/22/2010

Virage Logic Announces AEON Multi-Time Programmable Parallel NVM Qualified in TSMC 130-nm G Process

4/14/2010

MIPS Technologies and Virage Logic Partner to Offer Optimized Embedded Memory IP

3/29/2010

Virage Logic Introduces MIPI D-PHYs and Controllers on 40LP Process

3/24/2010

OVP Releases Vendor-Verified High Performance Models of Virage Logic's ARC Processors

3/23/2010

Open-Silicon and Virage Logic Partner to Deliver Silicon Proven IP for SOC Design

2/17/2010

Virage Logic's 45-nm and 28-nm SiWare Memory Compilers Automatically Support Calypto's PowerPro MG tool

2/2/2010

Virage Logic and Conexant Collaborate to Deliver Advanced Audio Solutions PCs and Laptops

1/11/2010

IDT to Provide Virage Logic's Sonic Focus Software on PC Codecs

1/10/2010

ASUS Uses Virage Logic's Sonic Focus Technology to Deliver High-Quality Sound on Its NX90 Notebook PC

1/8/2010

eSilicon and Virage Logic Sign Partner Agreement

1/8/2010

Phison Licenses Virage Logic's ARC 600 Family of Microprocessor Core IP

1/8/2010

Virage Logic Introduces the Ultra Compact and Low Power ARC 601 32-Bit Microprocessor Core

12/16/2009

Virage Logic New STAR Silicon Browser Provides Powerful Solution to Increase Efficiency of Chip Bring-Up

11/19/2009

Virage Logic Completes Acquisition of NXP’s Horizontal Advanced CMOS Semiconductor IP Technology and Development Team

11/18/2009

Virage Logic Completes Acquisition of ARC International

11/5/2009

NXP Transfers Advanced CMOS Semiconductor IP Technology and Development Team to Virage Logic

10/12/2009

Virage Logic Expands SiPro Product Portfolio with New Advanced Interface IP Offerings

10/1/2009

SMIC Selects Virage Logic’s AEON Embedded Multi-Time Programmable (MTP) Non-Volatile Memory for RFID Applications

9/23/2009

Virage Logic Announces Intent to Acquire ARC International

8/18/2009

Virage Logic Extends IP Technology to the 32/ 28-nm Processes

7/31/2009

Virage Logic Offers Broadest Portfolio of Embedded Non-Volatile Memory (NVM) Solutions at TSMC

7/21/2009

Virage Logic Expands Presence in India

7/1/2009

Virage Logic Joins Power.org Community

6/30/2009

Virage Logic’s AEON Embedded Non-Volatile Memory Now Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100

6/24/2009

Virage Logic Introduces Multi-Time Programmable Non-Volatile Memory Solution at 65-nm

5/21/2009

IBM Selects Virage Logic as Its PowerPC Partner

4/9/2009

ViXS Systems Selects Virage Logic's High-Performance Intelli DDR 2/3 Memory Interface IP for Video Processing Systems

3/13/2009

Virage Logic IP Selected by NEC Electronics for Advanced 40-nm Technologies

3/2/2009

Sharp Selects Virage Logic as IP Partner for Latest CMOS Image Sensor SOC

2/4/2009

Virage Logic Extends Comprehensive DDR Interface IP Portfolio

2/3/2009

Linear Technology Selects Virage Logics AEON Non-Volatile Memory for Use in Power-Management ICs

1/28/2009

AMD and Virage Logic Collaborate to Deliver Standards-Based Interface IP Solutions

1/27/2009

Virage Logic Expands 40-nm Embedded Memory and Logic Library IP Portfolio to Low-Power Processes

12/17/2008

Virage Logic Expands Global Sales Channel

12/5/2008

CHiL Semiconductor Selects Virage Logic's Flexible AEON Non-Volatile Embedded Memory

12/3/2008

Movidia Selects Virage Logic's Intelli LPDDR Interface IP Solution to Meet Stringent Mobile Video Application Requirements

10/29/2008

Virage Logic and TSMC Expand Agreement to Provide Process-Optimized IP

10/1/2008

NextIO Names Virage Logic as Its Trusted IP Partner for 65-nm Embedded Memories

9/29/2008

Virage Logic's Expanded Business Model Addresses Semiconductor Market's Growing Need to Meet Application-Specific Requirements

9/29/2008

Analog Devices Selects Virage Logic's AEON Non-Volatile Memory Technology for High-Reliability Applications

9/10/2008

AMD's ATI Radeon HD Products Leverage Virage Logic's Embedded Memory IP

8/1/2008

Virage Logic Expands Memory Interface Portfolio with New DDR3 Solution Supporting Speeds Up to 1.6Gbps

7/14/2008

Virage Logic Acquires Impinj's Logic Non-Volatile Memory IP Business

7/1/2008

Virage Logic Unveils 1-Mbit Embedded Reprogrammable Non-Volatile Memory on Standard CMOS Process

6/17/2008

Virage Logic Supports TSMC’s Power Trim Service for Advanced Process Nodes

6/4/2008

Virage Logic Delivers Open RTL-to-Test Floor Embedded Memory Test and Repair Subsystem

6/2/2008

Virage Logic Speeds Time-to-Market with an All-Digital, High-Performance DDR2/3 PHY+DLL Solution

5/29/2008

Virage Logic Embedded Multi-Time Programmable Non-Volatile Memory Gains Acceptance in Military Applications

5/14/2008

Virage Logic's High-Efficiency DDR Memory Controller Selected by 3Leaf Systems

5/7/2008

CSR Selects Virage Logic as Its Trusted IP Partner for Next-Generation Bluetooth Devices

4/28/2008

Virage Logic's DDR Memory Controller Interface Provides High-Performance Data Transfer at Higher Efficiency and Lower Power

4/22/2008

Virage Logic Strengthens Low-Power IP Portfolio with 65-nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries

4/18/2008

Virage Logic Delivers Complete Memory Compiler and Logic Library IP Portfolio for TSMC 40-nm Process

4/7/2008

Virage Logic and Marketech International Partner to Provide Silicon Aware IP to China, Singapore, and Taiwan Markets

12/10/2007

Virage Logic Partners with MTEK I&C to Bring Its Silicon Aware IP to the Korean Design Community

12/10/2007

Virage Logic Announces New Release of the STAR Memory System

10/22/2007

Virage Logic Expands Silicon Aware IP Offering with New 65-nm Memory and Logic Products

10/22/2007

Virage Logic to Acquire Ingot Systems

8/7/2007

ArchPro Design Automation Joins Virage Logic's VIP Program

5/15/2007

Virage Logic Named as TSMC's 45-nm Process Early Development IP Partner

4/10/2007

Virage Logic Becomes First Semiconductor IP Vendor with Silicon Proven Memory on TSMC's 65-nm GP Process

4/5/2007

Virage Logic Adds Liberty Composite Current Source Model Support to Memory and Logic IP

3/29/2007

Virage, Tower Agreement Provides Mainstream NVM Availability for RF and Mixed-Signal Applications

3/26/2007

Virage Logic Expands in China with Distributor Relationships

3/5/2007

Virage Logic Adopts Runtime’s Flowtracer/NC to Optimize Network Computing Resources

2/26/2007

Virage Logic Launches Next Generation Embedded Non-volatile Memory

1/29/2007

Virage Logic Joins Si2's Low Power Coalition

1/23/2007

Virage Logic and Tensilica Introduce Core-Optimized IP Kits for Tensilica's Diamond Standard Processors

12/12/2006

Virage Logic and MIPS Technologies Collaborate to Offer Core-Optimized IP Kits for MIPS32 24K, 24KE and 34K Core Families

11/15/2006

Ikanos Selects Virage Logic as Trusted IP Partner

11/6/2006

Magma and Virage Logic Collaborate on a Complete RTL-to-GDSII Flow Including Embedded Memory Test and Repair

10/23/2006

Synopsys and Virage Logic Collaborate on Test Reference Design Flow to Deliver Embedded Memory Test

10/23/2006

Virage Logic Adopts Synopsys' HSpice Simulator as Golden Simulator for 65-nm Library Sign-off

9/22/2006

Virage Logic's NOVeA Embedded Non-Volatile Memory Selected by IBM

9/18/2006

Virage Logic and MIPS Technologies Introduce New Core-Optimized IP Kits for MIPS32 24K, 24KE and 34K Core Families

7/28/2006

Virage Logic Library Powers Socle's Structured ASIC Platforms

7/28/2006

Yamaha Licenses Virage Logic Semiconductor IP for Next-Generation Mobile Phone Platform

5/4/2006

Virage Logic Launches Webinar Series with Industry Leaders to Promote Seamless Technology Integration

2/3/2006

Virage Logic and MIPS Technologies Accelerate Processor Performance with Core-Optimized IP Kits

10/20/2005

MIPS Technologies and Virage Logic Expand Alliance to Offer a Single License for MIPS 32-Bit Cores and Virage Logic IP

9/6/2005

Freescale Selects Virage Logic's IPrima Mobile Ultra-Low-Power Memories and STAR Memory System for 65nm Cell Phone Chips

7/21/2005

UMC and Virage Logic Collaborate to Enable Optimal IP Development for UMC's 65nm Process Technology

7/21/2005

Virage Logic and Cadence Further Enable Low-Power Design

6/8/2005

Virage Logic's High-Density ASAP Memory IP Used in NVIDIA Development of Low-leakage Wireless Multimedia Processors

3/10/2005

UMC and Virage Logic Announce Qualification of Embedded Non-Volatile Memory Technology on UMC's 0.18-micron Logic Process

3/7/2005

Cadence and Virage Logic Collaborate to Deliver Timing and Signal Integrity Views to Enable Low-Power Design

2/28/2005

Virage Logic Standardizes on Synopsys' ESP for Memory Verification

2/28/2005

Discretix Broadens its Mobile and Flash Security Solutions with Virage Logic's NOVeA Embedded Memory

1/31/2005

SilTerra to Provide Virage Logic's IPrima Foundation Platform to Its 130nm Process Customers

1/24/2005

Virage Logic Expands Distribution Model

1/24/2005

Virage Logic Launches 'Silicon Aware IP' to Maximize Yield, Time-to-Volume at 130nm and Below

1/24/2005

MIPS Technologies and Virage Logic Announce Low Cost, Low Power, High Performance 333 MHz Embedded Processor

1/19/2005

Virage Logic Unveils Third-Generation STAR Memory System

1/10/2005

Virage Logic Launches "Accelerating Silicon Success" Worldwide Technical Seminar Program

1/6/2005

Virage Logic's Embedded Non-Volatile Memory Qualified on Tower Semiconductor's 180nm CMOS Logic Process

12/13/2004

PDF Solutions and Virage Logic Partner to Create Process-Aware Semiconductor IP Libraries

10/6/2004

Virage Logic Introduces Ultra-Low-Power Semiconductor IP Platform

6/28/2004

Cadence Encounter Platform Supports Virage Logic Structured-ASIC Design Libraries

6/1/2004

Virage Logic Teams with Tensilica to Offer Embedded Memory Generator Integrated with Tensilica's Xtensa Processor

5/24/2004

Magma Announces Support for Virage Logic Structured ASIC Design Libraries

4/26/2004

Agere Systems Adopts Virage Logic STAR Memory System

4/19/2004

MIPS Technologies Uses Virage Logic Memory IP to Demonstrate Performance of New 24K Core Family

4/5/2004

Virage Logic Teams with Chartered and IBM to Provide Differentiated IP Portfolio for Joint 90-nm Process

3/24/2004

Virage Logic Libraries Power Kawasaki's Matrix ASIC Initiative

3/15/2004

Dongbu Anam Selects Virage Logic to Support the Foundry's First 0.13-Micron Offering

2/17/2004

MobilEye Selects Virage Logic IP for Single Camera Driving Assistance System

2/17/2004


Go directly to Virage Logic Corp. for more company and product information.

Keywords: Virage Logic, IP, Physical Libraries, Library Development, Target Compilers,
206/619 1/26/2003 3868 1072
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5939941



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.6710205