Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Friday, May 24, 2013
Mixel, Inc.  
Address: 3238 Capriana Circle
              San Jose, CA 95135 USA
Phone: 408-274-2736
Email: sales@mixel.com
Website: www.mixl.com


Mixel is a provider of mixed-signal IP cores to the semiconductor and electronics industries. Mixel licenses high-performance analog and mixed-signal IP cores to the communications, consumer and storage markets for use in system-on-chip, ASICs and embedded systems.

Mixel engineers have extensive background in mixed-signal IC design and development, with proven track record in high-frequency transceivers, SerDes, PLLs, DLLs, ADC, and DAC design.

Mixel technology has been deployed in products designed by several first-tier players in the high-tech industry, as well as innovative and up-and-coming startup companies. Application areas include high-frequency interfaces, communication circuits, sensors, and clock generation and distribution.

Articles Online

M-PHY Benefits and Challenges

10/9/2012

Can MIPI and MDDI Co-Exist?

6/8/2009

News

Kawasaki Microelectronics Achieves First-Silicon Success with Mixel's MIPI and MIPI/LVDS Unified Solutions

9/18/2012

Mixel and Graphin Demonstrate First End-to-end Video Transmission Using MIPI M-PHY Link

3/12/2012

ECT's 3D Chip Supporting MIPI Employs Five Mixel MIPI Products

3/7/2012

Mixel Achieves First Silicon Success with Its MIPI M-PHY IP

6/13/2011

Mixel Spearheads a MIPI Alliance Ecosystem Partnership

4/20/2011

Mixel and Northwest Logic Deliver a Unified MIPI Platform Supporting Both CSI-2 and DSI

3/7/2011

Mixel Gains Momentum With MIPI M-PHY IP

12/14/2010

Mixel LVDS SerDes IP Used In Viimagic's High-End CMOS Sensors

5/13/2010

Graphin and Mixel Collaborate On Golden M-PHY IC for Graphin's Evaluation System

2/15/2010

Mixel's MIPI D-PHY IP Licensed by Canesta

2/15/2010

Mixel Achieves Full-Chip Verification of a Programmable 3.2-Gbps Quad Transceiver IP with Infinisim RASER

2/2/2010

Mixel First to Market with Unified MIPI/ MDDI PHY IP Solution

12/10/2009

Mixel's MDDI PHY IP Embedded in QuickLogic's Proven System Block Targeting Qualcomm-Based Mobile Products

3/31/2009

Mixel and Northwest Logic Partner to Deliver Complete MIPI IP Solution

1/22/2009

Mixel’s MIPI D-PHY Transceiver IP in Use on California Micro Devices CM5160 Chip

12/3/2008

Faraday and Mixel Announce IP Development and Licensing Partnership

3/3/2008

Mixel Announces Tape-out of the First Complete MIPI D-PHY IP for Mobile Applications

11/5/2007

Key ASIC Selects Mixel for Advanced Mixed Signal IP for Silterra Foundry

3/20/2007

Mixel Announces New Quad 1.25-Gbps/Channel LVDS Serializer and De-Serializer

1/29/2007

Mixel Announces First Silicon-Proven Mobile Display Digital Interface Transceiver IP for Digital Handsets

11/20/2006


Go directly to Mixel, Inc. for more company and product information.

Keywords: Mixel, design services, IP,
206/851 1/25/2003 1813 314
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5146484



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.59375